Homework. Update on website issue Reading: Chapter 7 Homework: All exercises at end of Chapter 7 Due 9/26

Similar documents
CprE 281: Digital Logic

Experiment 4 Boolean Functions Implementation

ENGIN 112 Intro to Electrical and Computer Engineering

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Chapter 2. Boolean Expressions:

Simplification of Boolean Functions

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Combinational Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

Combinational Logic Circuits Part III -Theoretical Foundations

ELCT201: DIGITAL LOGIC DESIGN

A graphical method of simplifying logic

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Combinational Logic & Circuits

Chapter 3. Gate-Level Minimization. Outlines

3.3 Hardware Karnaugh Maps

University of Technology

Digital Logic Lecture 7 Gate Level Minimization

DKT 122/3 DIGITAL SYSTEM 1

4 KARNAUGH MAP MINIMIZATION

Simplification of Boolean Functions

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

Combinational Circuits Digital Logic (Materials taken primarily from:

Review: Standard forms of expressions

Simplification of two-level combinational logic

5. Minimizing Circuits

Summary. Boolean Addition

Last Name Student Number. Last Name Student Number

PART 1. Simplification Using Boolean Algebra

UNIT II. Circuit minimization

ECE 550D Fundamentals of Computer Systems and Engineering. Fall 2017

Module -7. Karnaugh Maps

IT 201 Digital System Design Module II Notes

Learning Objectives: Topic Karnaugh Maps. At the end of this topic you will be able to;

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Ch. 5 : Boolean Algebra &

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Boolean Analysis of Logic Circuits

Chapter 3 Simplification of Boolean functions

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world

QUESTION BANK FOR TEST

Boolean Logic CS.352.F12

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

MODULE 5 - COMBINATIONAL LOGIC

Logic Gates and Boolean Algebra ENT263

Lecture 22: Implementing Combinational Logic

COMP combinational logic 1 Jan. 18, 2016

Starting Boolean Algebra

EEE130 Digital Electronics I Lecture #4_1

Chapter 2 Combinational Logic Circuits

Specifying logic functions

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Gate Level Minimization Map Method

Gate-Level Minimization. section instructor: Ufuk Çelikcan

A B AB CD Objectives:

Unit 4: Formal Verification

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Optimized Implementation of Logic Functions

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

211: Computer Architecture Summer 2016


Digital Logic Design (3)

(Refer Slide Time 6:48)

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Gate Level Minimization

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Section 001. Read this before starting!

(Refer Slide Time: 1:43)

ECE380 Digital Logic

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

2. BOOLEAN ALGEBRA 2.1 INTRODUCTION

Digital Fundamentals

POWR IP PZ1/17

4. Write a sum-of-products representation of the following circuit. Y = (A + B + C) (A + B + C)

Chapter Three. Digital Components

At this point in our study of digital circuits, we have two methods for representing combinational logic: schematics and truth tables.

(Refer Slide Time 3:31)

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Propositional Calculus. Math Foundations of Computer Science

CS8803: Advanced Digital Design for Embedded Hardware

Chapter 3. Boolean Algebra and Digital Logic

Contents. Chapter 3 Combinational Circuits Page 1 of 34

EECS 140 Laboratory Exercise 5 Prime Number Recognition

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Combinational Logic Worksheet

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

CMPE223/CMSE222 Digital Logic

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

Combinational Devices and Boolean Algebra

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

Experiment 3: Logic Simplification

VLSI System Design Part II : Logic Synthesis (1) Oct Feb.2007

Gate-Level Minimization

Transcription:

Homework Update on website issue Reading: hapter 7 Homework: All exercises at end of hapter 7 Due 9/26 opyright c 22 28 UMaine omputer Science Department / 2

OS 4: Foundations of omputer Science Karnaugh Maps Fall 28 ircuit Minimization 3 Problem................................................................. 3 Equivalence.............................................................. 4 Boolean Approach 5 An insight............................................................... 5 Difficulty................................................................ 6 Karnaugh Maps 7 Karnaugh Maps........................................................... 7 Example................................................................ 8 Another Look at the Map..................................................... 4 What to ircle............................................................ 5 Another example........................................................... 6 Don t cares 8 Including Don t ares....................................................... 8 Example................................................................ 9 onclusion 2 Pros/ons............................................................... 2 More................................................................... 2 2

ircuit Minimization 3 / 2 The problem Given a circuit specification, how can we make the best circuit possible? What constitutes better for circuits? Reduce the number of gates Reduce the number of inputs (pins) May also have to use only a particular set of gates Some chips have only one type of gate, and may have that chip NAND and NOR are cheaper to make Must be in a functionally complete set to be able to realize all functions, e.g.: {AND, OR, NOT}, {NAND}, {NOR} opyright c 22 28 UMaine omputer Science Department 3 / 2 3

Equivalence Recall: two circuits are equivalent if they perform the same function, without regard for the gates used, the way the circuit is constructed, etc. Equivalence is also a more general concept Basically, two entities are equivalent if, for all possible inputs, they have the same output Equivalence allows computer scientists to use the right tool for the job by choosing the entity that best suits their needs opyright c 22 28 UMaine omputer Science Department 4 / 2 Boolean Approach 5 / 2 An insight Given a Boolean circuit specification say, an SOP how would you proceed? Suppose two terms differ only by the sign of a variable one has the variable, the other the complement (negation):...+ + +... an replace via laws of Boolean algebra:...+(a+a)b +... (Distributive Law)...+B +... (Inverse Law) In other words, the value of the variable doesn t matter, and it can be eliminated from that pair The pair is replaced by a new term having one fewer variable Process is repeated until minimal expression found opyright c 22 28 UMaine omputer Science Department 5 / 2 4

Difficulty with Boolean approach Problem: an be difficult to see which terms to combine, in what order D + D + D + D + D + D + D It would be better if there was some way to see which terms can be combined opyright c 22 28 UMaine omputer Science Department 6 / 2 Karnaugh Maps 7 / 2 Karnaugh Maps A Karnaugh Map is a visual representation of a Boolean SOP expression Each term is represented by a cell in a table (map) Adjacent cells differ in the sign of only one variable E.g., would be adjacent to, also,... So how to draw the map? opyright c 22 28 UMaine omputer Science Department 7 / 2 5

Example: The magic of Karnaugh Maps Suppose you want to create a circuit for the majority function + + + and you want to minimize the circuit, keeping it an SOP. opyright c 22 28 UMaine omputer Science Department 8 / 2 Example: The magic of Karnaugh Maps reate a Karnaugh Map for the number of variables that you have in the expression. + + + opyright c 22 28 UMaine omputer Science Department 9 / 2 6

Example: The magic of Karnaugh Maps Put a in squares that correspond to the terms in the expression. Term square: if variable occurs in the term, if complement occurs E.g.: square For truth tables: Match the input pattern for rows where output is to the square s label E.g.: square opyright c 22 28 UMaine omputer Science Department / 2 Example: The magic of Karnaugh Maps + + + + + + + + + + + + (Fill in during lecture.) opyright c 22 28 UMaine omputer Science Department / 2 7

Example: The magic of Karnaugh Maps ircle groups of powers of 2 2 (2, 4, 8, etc.) until all ones have been circled. ircle the largest groups possible. + + + (ircle the groups.) opyright c 22 28 UMaine omputer Science Department 2 / 2 Example: The magic of Karnaugh Maps Read the terms from the circled items, leaving out variables that have different values within the group. B (Because B is same, is same, but A = both & ) B + (Because A is same, B is same, but = both & ) (Because A is same, is same, but B = both & ) B + + A opyright c 22 28 UMaine omputer Science Department 3 / 2 8

Another Look at the Map Values for variables are listed so that only one change of value occurs between neighbors. ( Gray code ) With 4 variables 4 rows, 4 columns. opyright c 22 28 UMaine omputer Science Department 4 / 2 What to ircle ircle: groups of size 2 n, n > Don t have to circle groups of implicit circles must remember to include them in minimized expression, though! ircle largest group possible to cover each Larger groups fewer terms Group of 2 n : n inputs are eliminated A can be in > group: May be needed to increase size of multiple groups Each group: must have at least one not in any other group ircles can wrap around map: side to side, top to bottom all 4 corners opyright c 22 28 UMaine omputer Science Department 5 / 2 9

Example: Another Karnaugh Map Design a minimal circuit for the following expression: D + D + D + D + D + D + D Draw the Karnaugh map and add the values: D opyright c 22 28 UMaine omputer Science Department 6 / 2 Example: Another Karnaugh Map ircle the groups and read the terms for the minimal circuit. D D BD + D + AD opyright c 22 28 UMaine omputer Science Department 7 / 2

Don t cares 8 / 2 Including Don t ares Put Don t ares in Karnaugh Map as D Include them only in circles if it helps opyright c 22 28 UMaine omputer Science Department 8 / 2 Example A B D F D D D D D opyright c 22 28 UMaine omputer Science Department 9 / 2

onclusion 2 / 2 Advantages and Limitations of Karnaugh Maps Pros: Easy to work with Handles don t cares no need to manipulate algebraic expression (as some other methods do) ons: Not meant for automation Difficult to use with > 4 variables 5 or 6 variables: map is cube Handle by overlaying tables, but hard to visualize > 6: hypercube opyright c 22 28 UMaine omputer Science Department 2 / 2 More about Karnaugh Maps and Minimizing ircuits an be used for functions other than SOPs map is read differently Other methods exist that can be automated: Work with more variables E.g., Quine-McKluskey Method But QM is NP-hard (i.e., intractable for many-variable functions) opyright c 22 28 UMaine omputer Science Department 2 / 2 2