EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

Similar documents
Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

Virtuoso Schematic Composer

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

CADENCE SETUP. ECE4430-Analog IC Design

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

ECE471/571 Energy Ecient VLSI Design

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

Intro to Cadence. Brady Salz. ECE483 Spring 17

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Cadence Analog Circuit Tutorial

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

CS755 CAD TOOL TUTORIAL

ECE 331: Electronics Principles I Fall 2014

Select the technology library: NCSU_TechLib_ami06, then press OK.

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

Virtuoso Layout Editor

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

Figure 1: ADE Test Editor

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

Experiment 0: Introduction to Cadence

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

The original document link is

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

DC Circuit Simulation

Introduction to laboratory exercises in Digital IC Design.

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

UNIVERSITY OF WATERLOO

Microelectronica. Full-Custom Design with Cadence Tutorial

Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

Professor Muller Fall 2016 Sameet Ramakrishnan Eric Chang Adapted from prior EE140 and EE141 labs. EE 140/240A Lab 0 Full IC Design Flow

Cadence Virtuoso Simulation of a pixel

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

S Exercise 1C Testing the Ring Oscillator

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

Basic Analog Simulation in Cadence

Lab 2: Functional Simulation Using. Affirma Analog Simulator

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #1, Full Custom VLSI (inverter layout)

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

EE434 ASIC & Digital Systems. From Layout to SPICE Simulation (Virtuoso, Calibre, HSpice) Spring 2017 Dae Hyun Kim

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

Design rule illustrations for the AMI C5N process can be found at:

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

ECEN 474 Homework #2 Notes

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

Cadence IC Design Manual

How to Start with Cadence ECE721 Project. Instructor: Prof. Steve Bibyk Prepared by: Golsa Ghiaasi Hafezi Spring 2005 Ohio State University

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

Lab 2. Standard Cell layout.

Click on the SwCAD III shortcut created by the software installation.

Lab 1: An Introduction to Cadence

MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun

Introduction to Design Architect

Fall 2008: EE5323 VLSI Design I using Cadence

EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)

EE 471: Transport Phenomena in Solid State Devices

EEC 116 Fall 2011 Lab #1 Cadence Schematic Capture and Layout Tutorial

ANALOG MICROELECTRONICS ( A)

Guide to the CSE 577 Lab and Cad tools

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015

Tutorial II: Cadence Virtuoso ECE6133: Physical Design Automation of VLSI Systems Georgia Institute of Technology Prof.

Mentor Graphics VLSI CAD Tutorials

EECS 211 CAD Tutorial. 1. Introduction

Logging in, starting a shell tool, and starting the Cadence Tool Suite

EE 330 Laboratory 3 Layout, DRC, and LVS

The Design and Simulation of an Inverter

More information can be found in the Cadence manuals Virtuoso Layout Editor User Guide and Cadence Hierarchy Editor User Guide.

EE 140/240A - Full IC Design Flow Tutorial

Simulation examples Chapter overview

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

DRC and LVS checks using Cadence Virtuoso Version 2.0

Virtuoso Schematic Composer VHDL Interface. VHDL In for Design Framework II:

DRC and LVS checks using Cadence Virtuoso Version 3.0

EE 330 Spring Laboratory 2: Basic Boolean Circuits

CMOS Design Lab Manual

Introduction to CCV and Cadence Virtuoso for Electronic Circuit Simulation

Setting up an initial ".tcshrc" file

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

ECE 425: Introduction to VLSI System Design Machine Problem 0 Due: Friday 11:59pm, Sep. 15th, 2017

OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University

Creating LEF File. Abstract Generation: Creating LEF Tutorial File Release Date: 01/13/2004. Export GDS:

EE5323/5324 VLSI Design I/II using Cadence

ELEC 301 Lab 2: Cadence Basic

How to Get Started. Figure 3

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

The following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence.

Lesson 19: Processing a Hierarchical Design

Beginners manual for Cadence

PSpice Tutorial. Physics 160 Spring 2006

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

Transcription:

EE4111 Advanced Analog Electronics Design Spring 2009 Experiment #4 April 6 ~ April 17

Setup Cadence in VLSI Lab 1) Copy files $ cp r /home/grads/ee4111ta ~/ 2) Edit your.cshrc file -- Include the following line in your ~/.cshrc file: source ~/ee4111ta/.cshrc_ncsu -- save & close your.cshrc file -- $ source ~/.cshrc 3) Check files $ cd ee4111ta $ ls la (should have.cdsinit,.cdsplotinit, cds.lib files and models directory in your ee4111ta directory) 2

Setup Cadence in VLSI Lab 4) Invoke cadence in your ee4111ta directory $ icfb 3

Create a library for a new design 1 1) In V irtuoso Window File -> New -> Library 2) In New Library Window Name: OPM Technology File : Attach to an existing technology library 3) In Attach Library Window Technology Library: NCSU_TechLib_tsmc03d 4) OK 2 2 3 4 4

Create a schematic for a new design 1 1) In Library Manager Window File -> New -> Cell View 2) In New File Window Libray: OPM Cell: DIFF 3) OK 2 3 5

Design A Differential Amplifier 6

Placing components 1) Add Instance 2) Add Wire 3) Add Pin 1 2 3 7

Add A MOS Instance 1) Browse 2) NCSU_Analog_Parts 3) N_Transistors 4) nmos4 5) Width: 60u 6) Length: 1.2u 7) Click the right button of the mouse in Virtuoso Schematic Editor Window 3 2 5 6 1 4 8

Add Components (1/3) All basic components are in the library, NCSU_Analog_Parts There are several groups as shown below: Group Name P_Transistors N_Transistors R_L_C Supply_Nets Voltage_Sources Current_Sources components pmos4 nmos4 res, cap, vdd, gnd vdc,vsin, idc, 9

Add Components (2/3) Implement a schematic using the following parameters Resistance: 4KOhm NMOS: W=60um, L=1.2um Input voltage: DC = 770mV, AC = 1V, phase = 0/180 Supply voltage: DC = 3.3V Use wire to connect all components 10

Add Components (3/3) 11

Add Pins 4 1 Pin Names INN INP OUTN OUTP Direction input input output output 2 3 4) Save & Check Error If there is no error or warning, you implement the schematic successfully. 12

Useful Commands & Keyboard Shortcuts Edit Delete Rotate Move Stretch Properties -> Objects ESC Cancel command Add component: i Add wire label: l Add wire: w Add pin: p Copy: c Check and Save: X Delete: Delete Edit properties: q Fit: f Hierarchy->Descend: E Hierarchy->Return: ^e Move: M Redraw: F6 Redo: U Rotate: r Stretch: m Undo: u Zoom in: z Zoom in by 2: [ Zoom out by 2: ] 13

Cadence Analog Design Environment 1 1) Launch -> ADE L 2) Virtuoso Analog Design Environment Window pop up 3) Setup -> Design 4) Simulator : spectre 3 5) OK 4 5 14

Setup Model Libraries 1) Setup -> Model Libraries 2) Model File (double clicks) 3) Select : models.scs 4) Select: C0 1 2 4 3 15

Setup Analyses (1/3) 1) Analyses -> Choose 2) In Choosing Analyses Window 1. Analysis dc 2. DC Analysis Save DC Operating Point 3. Analysis ac (see the next page) 4. AC Analysis -- Sweep Variable : Frequency -- Sweep Range Start-Stop Start: 1K Stop: 1G -- Sweep Type Logarithmic -- Select : Point Per Decade 10 -- OK 16

Setup Analyses (2/3) 17

Setup Analyses (3/3) After choosing analyses, you could see the dc & ac analyses setting and enable in Virtuoso Analog Design Environment Window 18

Setup Outputs 1) Outputs -> Save All 2) In Save Options Window -- Select signals to output (save) -- OK select : all 19

Run Simulation & Check Results 1) Simulation -> Netlist and Run 2) Results -> Annotate -> DC Node Voltage 3) Results -> Annotate -> DC Operating Points 4) Check your schematic & See what s changed 5) Tools -> Calculator 20

Plot the output results (1/3) 1) Select ac 2) Select vf 3) Move your mouse to the schematic Window 4) Select the net OUTP 5) See what happen in your Calculator Window 21

Plot the output results (2/3) 1) Fill out VF( /OUTP )-VF( /OUTN ) 2) Select --db20 3) Select -- plot 1 3 2 22

Plot the output results (3/3) 1) Check the Frequency Response in Graph Window 2) Find the 3dB Frequency 23

Build the symbol from the schematic In Virtuoso Schematic Editor Window 1) Delete the input voltages and the supply voltage 2) Save & Check 3) Create -> Cellview -> From Cellview 4) Click : OK in Cellview From Cellview and Symbol Generation Options Windows 24

1) After you implement this simple differential amplifier, you should understand: Building a schematic Simulating a design Checking the simulation results Creating a symbol from the schematic 2) You don t need to write a report for this Lab. However, you need to tell the TA after you have done this example. 3) After the TA checks your results, you are finished with this lab. 25

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback