Developing the basic building blocks of mathematics to be employed in practical embedded systems

Size: px
Start display at page:

Download "Developing the basic building blocks of mathematics to be employed in practical embedded systems"

Transcription

1 Journal of Physics: Conference Series Developing the basic building blocks of mathematics to be employed in practical embedded systems To cite this article: A J Tickle et al 2009 J. Phys.: Conf. Ser View the article online for updates and enhancements. This content was downloaded from IP address on 06/10/2018 at 17:28

2 Developing the Basic Building Blocks of Mathematics to be employed in Practical Embedded Systems Andrew J. Tickle 1, Fan Wu 2, Paul K. Harvey 1 and Jeremy S. Smith 1 1 Intelligence Engineering and Industrial Automation Research Group, Department of Electrical Engineering and Electronics, The University of Liverpool, Liverpool L69 3GJ, United Kingdom 2 RF Engines Ltd, Innovation Centre, St. Cross Business Park, Newport, Isle of Wight, PO30 5WB, United Kingdom a.j.tickle@liverpool.ac.uk Abstract. Mathematics is vitally important as it is used in many areas of science and engineering, in particular are functions such as sine, cosine and the exponent in addition to being to able to carry out such tasks as decimal division. The sine wave is vitally important in physics and communications due to its ability to retain its waveshape when added to another sine wave of the same frequency and arbitrary phase. It is the only periodic waveform that has this property and leads to techniques such as Fourier analysis. Unfortunately these blocks are not included in the standard DSP Builder blockset in Simulink and so a method of creating these operations must be created if this methodology is to be employed in real world tasks such as power relay protection and stereo vision systems. Shown here is a method of performing these calculations using the limited blocks provided for a 50-bit based embedded system with a discussion about the accuracy when compared to traditional digital system counterparts. The order of the equations used and the scaling factors of the blocks are investigated to provide evidence of why certain values need to be changed depending upon the calculation being performed. 1. Introduction and Motivation The most common and traditional method of calculating numerical solutions to issues such as trigonometry and exponents is to use a lookup table or to call another file with the required data contained within. Simple tasks such as decimal division were considered too trivial to be bothered with as these could easily be encoded within many different programming languages from C to VHDL to MATLAB. DSP Builder unfortunately only provides a limited Blockset in which only a fractional division is available and there are no sines or exponents provided. In addition, the blocks in Simulink can be used effectively in simulations, however, when these blocks are attempted to be compiled by the Signal Compiler block in DSP the compilation will always fail as the Simulink blocks are not identified as being valid. In order for systems to be developed that are user independent for people of various backgrounds to understand, a way of solving this problem must be created. The modern Taylor Series Method is used in many different situations, some examples of this include being integrated as part of a neural network learning function [1], real-time methods in control theory [2], analysis of systems [3], Field Programmable Gate Array (FPGA) based parallel hardware [4] and c 2009 Ltd 1

3 approaches implemented in the TKSL simulation language [5 6]. It therefore seemed logical to pursue the development of a Taylor series mathematical based block for use in the various embedded systems that this methodology will be used for. The desire is to create a fast calculation of these factors (within 1 2 clock cycles) with an accuracy of 2 to 4 decimal points. Covered in this paper are how a decimal division, an exponent and sine mathematical blocks are created and how the order and associated parameters affect the accuracy of the results produced. 2. Conventional Embedded System Mathematics 2.1. Lookup Tables and Other Methods A lookup table is a data structure, usually an array or associative array, often used to replace a runtime computation with a simpler array indexing operation. In C, a lookup table searches for the given paremeter in the table, and returns a pointer to the place where it is found, or NULL if it was not found. The operation is a hash search, where the incoming string is converted into a small nonnegative integer, this is then used to index an array of pointers. An array element points to the beginning of a linked list of blocks describing names that have that hash value. It is NULL if no names have hashed that value [7]. In the application of digital signal/image processing, i.e. the computation of Fast Fourier Transform, trigonometric functions are often used. However, when implemented in hardware such as in FPGAs and ASICs, it is unpractical to compute the results based on their mathmatical terms due to the expensive hardware resources needed for the large amount of multiplication and division operations. Another disavantage is that they can substantially slow a system down due to the expansion of the overall system size. However, if a lookup table which contains all of the possible results of these trigonometric functions were to be used, then to retrieve a value from this lookup table would give it a big advantage as it can greatly save on resources and produces its result quicker. Due to the periodicity of trigonometric functions, only a fixed range of inputs are covered which means there is a limit for the size of the lookup table, and this size is often determined by the precision and input range. For example, to calculate the full range of the sine function, it is only necessary to calculate sin( π) to sin(π). Therefore it only needs about 628 lookup table elements in memory if the step size is 0.01; when implemented in embedded memory which would normally take 2^10 words of memory. So rather than compute a unique result every time using the mathematical fomula, this lookup table method only requires one entry address in memory and then the closest sine value can be retrieved in the next 1 or 2 cycles.national Instruments LabVIEW, a similar graphical block methodology like Altera s DSP Builder allows the user to generate a waveform containing a sine wave generator with a null time stamp. The.vi file produced as a result can be used to write data to a conventional Excel binary file and this can then be used to create a sine wave by reading from this file [8]. Similar files can be created using DSP Builder but these cannot have a value directly input to them for it to produce an output, this is another reason why the work presented in this paper was carried out Taylor Series Expansion It is known that y and its first n derivatives evaluated at x = a match p n (x) and its first n derivatives evaluated a+t x = a, further information about the difference between y(x) and p n (x), known as the error term, R n (x), can be obtained from any good mathematics book such as [9 11]. As more terms are included in the Taylor polynomial, an infinite series is obtained called the Taylor series, this is denoted by p(x) and the general formula is shown in Equation 1: ( ) ( ) ( )( ) ( ) ( ) 2 ( ) ( ) ( ) 3 ( L ) ( ) ( = ) n x a 3 x a n x a p x y a y' a x a y'' a y a y a + L 2! 3! n! Equation 1 2

4 For some Taylor series, the value of the series equals the value of the generating function for every value of x. For example, the Taylor series for e x, sin x and cos x equal the values of e x, sin x and cos x for every value of x. However, some functions have a Taylor series which equals the function only for a limited range of x values; these are given in [11]. The Taylor series for the exponent and sine functions are now given along with an example which is used in the DSP Builder blocks that will be discussed in the later sections. n 2 3 x x x x e = = 1+ x L n! 2! 3! sin ( x) = n= 0 n= 0 n ( 1) ( 2n + ) Equation 2 x 1! 2n+ 1 Equation x x = x + L 3! 5! The example cases that will be discussed are e 2 = and sin(20) = , it was determined that at least an 8 th order equation was required in order to obtain a 2 d.p. accuracy for the exponent and 4 th order equation was required in order to obtain a 4 d.p. accuracy for the sine wave. With regard to the latter block, the values must first be converted to radians before the sine calculation can be performed and so this operation will be a combination of the division and the Taylor series expansion. 3. Design of a Mathematical Block in DSP Builder All the systems in this section were designed with the bus type set to Signed Fractional due to the nature of the calculations and in order to provide the greatest accuracy possible. The ratio between the whole number and decimal number was set to 25 bits each, exactly half of the allocated number of bits that DSP Builder allows. This should be more than enough for standard operations, if a greater number of bits are required in either the whole or decimal direction then the ratio can simply be adjusted by double clicking the blocks/ports and adjusting them manually, however, every block would need to be upgraded in order to prevent data from being lost via mismatched bus widths Decimal Division Possibilities The original approach considered when designing this section was to implement the division by a process of continuous subtraction; it was later deemed however that this would be too computationally expensive due to the variable nature of the numbers that could be considered. The second approach was to utilise the built in fractional divisional blocks. These were cascaded together as shown in the dashed area of Figure 1. The numerator and denominator are input into the system, the quotient is then sent into the product blocks while the remainder is sent into the numerator of the next block, the denominator remains constant for all blocks and the final remainder is terminated. The product blocks have constant tags of 1, 0.1, 0.01 and sent into them respectively in order to reduce the value of the quotients coming out of the blocks so that decimal accuracy can be obtained in the result. These signals are then added to together using 3 pipeline adders in a cascading effect as to minimise any propagation delay in the circuitry that may cause errors in the result. The final matter to be considered are the two highlighted areas shown in Figure 1. These are scaling factors that had to be introduced into the system because if the denominator was greater in value than the numerator then the output would always be zero and so these blocks were added to compensate for this. The left hand block in the figure scales up the incoming data while the one on the right drops it back down to the original value and allows very precise decimal data to be created as a result. 3

5 Figure 1: Gate level layout for the division block 3.2. Exponential Taylor Series Mechanism For this operation, it is very similar to Equation 2 shown earlier; the solid area at the bottom of Figure 2 uses a chain of product blocks to create the powers from x 2 to x 10 for use in the calculations. The first product block has the input going into both terminals in order to create the x 2 term, from then onwards one input comes from the original input (delays blocks can be added if propagation delay is deemed to have become a problem) and the other from the product block before it. This works effectively to create any power required, provided that it lies within the operational range of the number of bits being used. The un-highlighted area in Figure 2 is where the factorial values have been inverted and so instead of being divided by the power term in the equation, the inverse is multiplied to the power term by means of a value tag (with the inverse for each factorial set to it) and a product block. By calculating these factorial values beforehand, computation power is saved and can help keep the speed of the system as fast as possible, this also keeps resource usage low as division takes up more resources on an FPGA than multiplication. The dashed area then adds together all the power terms after they have been combined with their factorial parts to create the final answer. Figure 2: Gate level layout for the exponent block 3.3. Sine Taylor Series Mechanism The sine operation is basically a combination of the previous two sections, everything to the left of the line in Figure 3 is a division block which divides input value by 180 using the division already presented and then a product block to multiply this by π to finish the conversion to radians. The Taylor series calculation is then done to the right of the line in Figure 3 completing the sine operation. 4. Results Analysis 4

6 All the systems performed correctly and produced the correct results, when these results were obtained it was decided to investigate if the efficiency or accuracy of these systems could be increased any further. The order of the equation for the Taylor series exponent was investigated as the sine series produced results accurate to 4.d.p. as already stated, however, for the exponent, the 8 th order equations accuracy started to fall off after e 1 and so a 10 th order equation was then simulated for various inputs and plotted against the results for the 8 th, the results are shown in Figure 4. These state quite clearly that for lower exponent values, an 8 th order equation is accurate enough, for higher values a 10 th or higher order equation is required. This can help reduce the resources when considering the application if the math is pre-calculated before the operation, this would allow the correctly ordered block to be used. However, if an 11 th or higher order equation is required then the factorial decimal values will becoming smaller than 10-8 and so this starts to present a problem with the 25:25 bit ratio meaning for higher order this would have to be adjusted. Figure 3: Gate level layout for the sine block Figure 4: Effect of varying the Taylor Series equation order The next investigation concerned the scaling factor for the division blocks, various scaling factors were used and simulations run; the results are displayed in Figure 5. For different sets of input data, the same trend occurs and shows that an optimum scaling factor exists for the division block which is surprising as it would be expected that the higher the scaling factor, the better the results would be! The optimum scaling factor was determined to be ; this was verified by both sets of result data. Another fact that occurred in both the exponent and sine blocks was that the higher the data value, the lower the accuracy of the system, this does not present an immediate issue as even for the higher data values, the accuracy is still above 99% for 2.d.p. 5

7 5. Conclusions and Future Work In this paper, the Taylor series approach has been extended to creating accurate Graphical User Interface Circuitry (GUIC) for mathematical operations on FPGAs in addition to using the blocks already provided to create a method for more accurate division of data. The main advantage of this work is that more complicated work can be undertaken now that these mathematical operations have been completed and have proven to be effective. Future work will be to include these into practical Embedded System Robotics and other real-world operations that employ this kind of technology. Figure 5: Effect of the scaling factor on the results Acknowledgements The authors would like to thank the associate editor and anonymous reviewers for their valuable comments and suggestions. Mr Tickle and Mr Harvey would like to thank the EPSRC (Engineering and Physical Science Research Council) for funding this research work. References [1] Hanselmann T, Zaknich A and Attikiouzel Y 1999 Learning Functions and Their Derivatives Using Taylor Series and Neural Networks Proc. International Joint Conference on Neural Networks, Volume 1, pp [2] Kraus M, Kunovský J, Pindryc M and Šátek V 2008 Taylor Series in Control Theory Tenth International Conference on Computer Modelling and Simulation, pp [3] Chung H Y and Sun Y Y 1988 Analysis and Parameter Estimation of Nonlinear Systems with Hammerstein Model Using Taylor Series Approach IEEE Transactions on Circuits and Systems, Volume 35, Issue 12, pp [4] Kraus M, Kunovsky J and Satek V 2008 Taylor Series Numerical Integrator Second UKSIM European Symposium on Computer Modeling and Simulation, pp [5] Kopriva J, Kraus M, Kunovsky J and Satek V 2008 Semi-Analytical Computations Based on TKSL Second UKSIM European Symposium on Computer Modeling and Simulation, pp [6] Kaluza V, Kraus M, Kunovsky J and Satek V 2008 Accuracy and Word Width in TKSL Second UKSIM European Symposium on Computer Modeling and Simulation, pp [7] Kermighan B W and Ritchie D M The C Programming Langage Prentice Hall Software Series, pp [8] Travis J and Kring J 2006 LabVIEW for Everyone: Graphical Programming Made Easy and Fun 6

8 Prentice Hall, pp [9] Stroud K A 2003 Advanced Engineering Mathematics Palgrave Macmillan, pp [10] James G 1999 Advanced Modern Engineering Mathematics Prentice Hall, pp [11] Croft A, Davidson R and Hargreaves M 2001 Engineering Mathematics Prentice Hall, pp

1. Let n be a positive number. a. When we divide a decimal number, n, by 10, how are the numeral and the quotient related?

1. Let n be a positive number. a. When we divide a decimal number, n, by 10, how are the numeral and the quotient related? Black Converting between Fractions and Decimals Unit Number Patterns and Fractions. Let n be a positive number. When we divide a decimal number, n, by 0, how are the numeral and the quotient related?.

More information

VHDL IMPLEMENTATION OF IEEE 754 FLOATING POINT UNIT

VHDL IMPLEMENTATION OF IEEE 754 FLOATING POINT UNIT VHDL IMPLEMENTATION OF IEEE 754 FLOATING POINT UNIT Ms. Anjana Sasidharan Student, Vivekanandha College of Engineering for Women, Namakkal, Tamilnadu, India. Abstract IEEE-754 specifies interchange and

More information

Math 340 Fall 2014, Victor Matveev. Binary system, round-off errors, loss of significance, and double precision accuracy.

Math 340 Fall 2014, Victor Matveev. Binary system, round-off errors, loss of significance, and double precision accuracy. Math 340 Fall 2014, Victor Matveev Binary system, round-off errors, loss of significance, and double precision accuracy. 1. Bits and the binary number system A bit is one digit in a binary representation

More information

Final Exam: Precalculus

Final Exam: Precalculus Final Exam: Precalculus Apr. 17, 2018 ANSWERS Without Notes or Calculators Version A 1. Consider the unit circle: a. Angle in degrees: What is the angle in radians? What are the coordinates? b. Coordinates:

More information

(Type your answer in radians. Round to the nearest hundredth as needed.)

(Type your answer in radians. Round to the nearest hundredth as needed.) 1. Find the exact value of the following expression within the interval (Simplify your answer. Type an exact answer, using as needed. Use integers or fractions for any numbers in the expression. Type N

More information

CS6303 COMPUTER ARCHITECTURE LESSION NOTES UNIT II ARITHMETIC OPERATIONS ALU In computing an arithmetic logic unit (ALU) is a digital circuit that performs arithmetic and logical operations. The ALU is

More information

Algebraic Expressions

Algebraic Expressions P.1 Algebraic Expressions, Mathematical Models, and Real Numbers P.2 Exponents and Scientific Notation Objectives: Evaluate algebraic expressions, find intersection and unions of sets, simplify algebraic

More information

ARITHMETIC operations based on residue number systems

ARITHMETIC operations based on residue number systems IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 2, FEBRUARY 2006 133 Improved Memoryless RNS Forward Converter Based on the Periodicity of Residues A. B. Premkumar, Senior Member,

More information

CS321. Introduction to Numerical Methods

CS321. Introduction to Numerical Methods CS31 Introduction to Numerical Methods Lecture 1 Number Representations and Errors Professor Jun Zhang Department of Computer Science University of Kentucky Lexington, KY 40506 0633 August 5, 017 Number

More information

Implementation of a Low Power Decimation Filter Using 1/3-Band IIR Filter

Implementation of a Low Power Decimation Filter Using 1/3-Band IIR Filter Implementation of a Low Power Decimation Filter Using /3-Band IIR Filter Khalid H. Abed Department of Electrical Engineering Wright State University Dayton Ohio, 45435 Abstract-This paper presents a unique

More information

Accuracy versus precision

Accuracy versus precision Accuracy versus precision Accuracy is a consistent error from the true value, but not necessarily a good or precise error Precision is a consistent result within a small error, but not necessarily anywhere

More information

Chapter 4 Section 2 Operations on Decimals

Chapter 4 Section 2 Operations on Decimals Chapter 4 Section 2 Operations on Decimals Addition and subtraction of decimals To add decimals, write the numbers so that the decimal points are on a vertical line. Add as you would with whole numbers.

More information

Experiment 6 SIMULINK

Experiment 6 SIMULINK Experiment 6 SIMULINK Simulink Introduction to simulink SIMULINK is an interactive environment for modeling, analyzing, and simulating a wide variety of dynamic systems. SIMULINK provides a graphical user

More information

Chapter 2: Number Systems

Chapter 2: Number Systems Chapter 2: Number Systems Logic circuits are used to generate and transmit 1s and 0s to compute and convey information. This two-valued number system is called binary. As presented earlier, there are many

More information

Curriculum Map: Mathematics

Curriculum Map: Mathematics Curriculum Map: Mathematics Course: Honors Advanced Precalculus and Trigonometry Grade(s): 11-12 Unit 1: Functions and Their Graphs This chapter will develop a more complete, thorough understanding of

More information

Chapter 7: Analytic Trigonometry

Chapter 7: Analytic Trigonometry Chapter 7: Analytic Trigonometry 7. Trigonometric Identities Below are the basic trig identities discussed in previous chapters. Reciprocal csc(x) sec(x) cot(x) sin(x) cos(x) tan(x) Quotient sin(x) cos(x)

More information

DEPARTMENT - Mathematics. Coding: N Number. A Algebra. G&M Geometry and Measure. S Statistics. P - Probability. R&P Ratio and Proportion

DEPARTMENT - Mathematics. Coding: N Number. A Algebra. G&M Geometry and Measure. S Statistics. P - Probability. R&P Ratio and Proportion DEPARTMENT - Mathematics Coding: N Number A Algebra G&M Geometry and Measure S Statistics P - Probability R&P Ratio and Proportion YEAR 7 YEAR 8 N1 Integers A 1 Simplifying G&M1 2D Shapes N2 Decimals S1

More information

(-,+) (+,+) Plotting Points

(-,+) (+,+) Plotting Points Algebra Basics +y (-,+) (+,+) -x +x (-,-) (+,-) Plotting Points -y Commutative Property of Addition/Multiplication * You can commute or move the terms * This only applies to addition and multiplication

More information

CS321 Introduction To Numerical Methods

CS321 Introduction To Numerical Methods CS3 Introduction To Numerical Methods Fuhua (Frank) Cheng Department of Computer Science University of Kentucky Lexington KY 456-46 - - Table of Contents Errors and Number Representations 3 Error Types

More information

XPLANATION: FPGA 101. The Basics of. by Adam Taylor Principal Engineer EADS Astrium FPGA Mathematics

XPLANATION: FPGA 101. The Basics of. by Adam Taylor Principal Engineer EADS Astrium FPGA Mathematics The Basics of by Adam Taylor Principal Engineer EADS Astrium aptaylor@theiet.org FPGA Mathematics 44 Xcell Journal Third Quarter 2012 One of the main advantages of the FPGA is its ability to perform mathematical

More information

College Technical Mathematics 1

College Technical Mathematics 1 Lakeshore Technical College 10-804-115 College Technical Mathematics 1 Course Outcome Summary Course Information Alternate Title College Technical Math 1 Description Total Credits 5 Total Hours 108...prepares

More information

A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN

A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN Xiaoying Li 1 Fuming Sun 2 Enhua Wu 1, 3 1 University of Macau, Macao, China 2 University of Science and Technology Beijing, Beijing, China

More information

RISC IMPLEMENTATION OF OPTIMAL PROGRAMMABLE DIGITAL IIR FILTER

RISC IMPLEMENTATION OF OPTIMAL PROGRAMMABLE DIGITAL IIR FILTER RISC IMPLEMENTATION OF OPTIMAL PROGRAMMABLE DIGITAL IIR FILTER Miss. Sushma kumari IES COLLEGE OF ENGINEERING, BHOPAL MADHYA PRADESH Mr. Ashish Raghuwanshi(Assist. Prof.) IES COLLEGE OF ENGINEERING, BHOPAL

More information

FPGA Implementation of the Complex Division in Digital Predistortion Linearizer

FPGA Implementation of the Complex Division in Digital Predistortion Linearizer Australian Journal of Basic and Applied Sciences, 4(10): 5028-5037, 2010 ISSN 1991-8178 FPGA Implementation of the Complex Division in Digital Predistortion Linearizer Somayeh Mohammady, Pooria Varahram,

More information

Trigonometric Functions of Any Angle

Trigonometric Functions of Any Angle Trigonometric Functions of Any Angle MATH 160, Precalculus J. Robert Buchanan Department of Mathematics Fall 2011 Objectives In this lesson we will learn to: evaluate trigonometric functions of any angle,

More information

GREENWOOD PUBLIC SCHOOL DISTRICT Algebra III Pacing Guide FIRST NINE WEEKS

GREENWOOD PUBLIC SCHOOL DISTRICT Algebra III Pacing Guide FIRST NINE WEEKS GREENWOOD PUBLIC SCHOOL DISTRICT Algebra III FIRST NINE WEEKS Framework/ 1 Aug. 6 10 5 1 Sequences Express sequences and series using recursive and explicit formulas. 2 Aug. 13 17 5 1 Sequences Express

More information

6-12 Math Course Sequence Effective

6-12 Math Course Sequence Effective 6-12 Math Course Sequence Effective 2009-2010 Regular Single Acceleration Double Acceleration Grade 6 Everyday Math Pre- Algebra Linear Algebra I Grade 7 Pre-Algebra Linear Algebra I Intermediate Algebra

More information

College Technical Mathematics 1

College Technical Mathematics 1 WTCS Repository 10-804-115 College Technical Mathematics 1 Course Outcome Summary Course Information Description Total Credits 5.00 Topics include: solving linear, quadratic, and rational equations; graphing;

More information

IMPLEMENTATION OF DOUBLE PRECISION FLOATING POINT RADIX-2 FFT USING VHDL

IMPLEMENTATION OF DOUBLE PRECISION FLOATING POINT RADIX-2 FFT USING VHDL IMPLEMENTATION OF DOUBLE PRECISION FLOATING POINT RADIX-2 FFT USING VHDL Tharanidevi.B 1, Jayaprakash.R 2 Assistant Professor, Dept. of ECE, Bharathiyar Institute of Engineering for Woman, Salem, TamilNadu,

More information

Chapter 2. Positional number systems. 2.1 Signed number representations Signed magnitude

Chapter 2. Positional number systems. 2.1 Signed number representations Signed magnitude Chapter 2 Positional number systems A positional number system represents numeric values as sequences of one or more digits. Each digit in the representation is weighted according to its position in the

More information

Logic, Words, and Integers

Logic, Words, and Integers Computer Science 52 Logic, Words, and Integers 1 Words and Data The basic unit of information in a computer is the bit; it is simply a quantity that takes one of two values, 0 or 1. A sequence of k bits

More information

Chapter 9 Review. By Charlie and Amy

Chapter 9 Review. By Charlie and Amy Chapter 9 Review By Charlie and Amy 9.1- Inverse and Joint Variation- Explanation There are 3 basic types of variation: direct, indirect, and joint. Direct: y = kx Inverse: y = (k/x) Joint: y=kxz k is

More information

Honors Precalculus: Solving equations and inequalities graphically and algebraically. Page 1

Honors Precalculus: Solving equations and inequalities graphically and algebraically. Page 1 Solving equations and inequalities graphically and algebraically 1. Plot points on the Cartesian coordinate plane. P.1 2. Represent data graphically using scatter plots, bar graphs, & line graphs. P.1

More information

Implementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture

Implementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture International Journal of Computer Trends and Technology (IJCTT) volume 5 number 5 Nov 2013 Implementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture

More information

5 th Grade Hinojosa Math Vocabulary Words

5 th Grade Hinojosa Math Vocabulary Words Topic 1 Word Definition Picture value The place of a digit in a number tells the value digit The symbols of 0,1,2,3,4,5,6,7,8, and 9 used to write numbers standard form A number written with one digit

More information

Chapter 03: Computer Arithmetic. Lesson 09: Arithmetic using floating point numbers

Chapter 03: Computer Arithmetic. Lesson 09: Arithmetic using floating point numbers Chapter 03: Computer Arithmetic Lesson 09: Arithmetic using floating point numbers Objective To understand arithmetic operations in case of floating point numbers 2 Multiplication of Floating Point Numbers

More information

Embedded Target for TI C6000 DSP 2.0 Release Notes

Embedded Target for TI C6000 DSP 2.0 Release Notes 1 Embedded Target for TI C6000 DSP 2.0 Release Notes New Features................... 1-2 Two Virtual Targets Added.............. 1-2 Added C62x DSP Library............... 1-2 Fixed-Point Code Generation

More information

CGF Lecture 2 Numbers

CGF Lecture 2 Numbers CGF Lecture 2 Numbers Numbers A number is an abstract entity used originally to describe quantity. i.e. 80 Students etc The most familiar numbers are the natural numbers {0, 1, 2,...} or {1, 2, 3,...},

More information

EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS

EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS Rev. Roum. Sci. Techn. Électrotechn. et Énerg. Vol. 61, 1, pp. 53 57, Bucarest, 016 Électronique et transmission de l information EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL

More information

PROJECT REPORT IMPLEMENTATION OF LOGARITHM COMPUTATION DEVICE AS PART OF VLSI TOOLS COURSE

PROJECT REPORT IMPLEMENTATION OF LOGARITHM COMPUTATION DEVICE AS PART OF VLSI TOOLS COURSE PROJECT REPORT ON IMPLEMENTATION OF LOGARITHM COMPUTATION DEVICE AS PART OF VLSI TOOLS COURSE Project Guide Prof Ravindra Jayanti By Mukund UG3 (ECE) 200630022 Introduction The project was implemented

More information

Kinds Of Data CHAPTER 3 DATA REPRESENTATION. Numbers Are Different! Positional Number Systems. Text. Numbers. Other

Kinds Of Data CHAPTER 3 DATA REPRESENTATION. Numbers Are Different! Positional Number Systems. Text. Numbers. Other Kinds Of Data CHAPTER 3 DATA REPRESENTATION Numbers Integers Unsigned Signed Reals Fixed-Point Floating-Point Binary-Coded Decimal Text ASCII Characters Strings Other Graphics Images Video Audio Numbers

More information

PRECALCULUS MR. MILLER

PRECALCULUS MR. MILLER PRECALCULUS MR. MILLER I. COURSE DESCRIPTION This course requires students to use symbolic reasoning and analytical methods to represent mathematical situations, to express generalizations, and to study

More information

A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications

A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications Metin Mete Özbilen 1 and Mustafa Gök 2 1 Mersin University, Engineering Faculty, Department of Computer Science,

More information

Section 2.3 Rational Numbers. A rational number is a number that may be written in the form a b. for any integer a and any nonzero integer b.

Section 2.3 Rational Numbers. A rational number is a number that may be written in the form a b. for any integer a and any nonzero integer b. Section 2.3 Rational Numbers A rational number is a number that may be written in the form a b for any integer a and any nonzero integer b. Why is division by zero undefined? For example, we know that

More information

Experiment 8 SIMULINK

Experiment 8 SIMULINK Experiment 8 SIMULINK Simulink Introduction to simulink SIMULINK is an interactive environment for modeling, analyzing, and simulating a wide variety of dynamic systems. SIMULINK provides a graphical user

More information

Counting shapes 1.4.6

Counting shapes 1.4.6 GRADE R_TERM 1 WEEK TOPIC CONTENT CAMI KEYSTROKE CAMI Program Count in ones 1.1.1.1; 1.1.1.2; 1.1.1.3 1.1.1.4 Cami Math Count pictures 1.1.3.1; 1.1.3.2; 1 & 2 Counting 1.1.3.3; 1.1.3.4; Counting in units

More information

Developing a Data Driven System for Computational Neuroscience

Developing a Data Driven System for Computational Neuroscience Developing a Data Driven System for Computational Neuroscience Ross Snider and Yongming Zhu Montana State University, Bozeman MT 59717, USA Abstract. A data driven system implies the need to integrate

More information

Overview. CSE372 Digital Systems Organization and Design Lab. Hardware CAD. Two Types of Chips

Overview. CSE372 Digital Systems Organization and Design Lab. Hardware CAD. Two Types of Chips Overview CSE372 Digital Systems Organization and Design Lab Prof. Milo Martin Unit 5: Hardware Synthesis CAD (Computer Aided Design) Use computers to design computers Virtuous cycle Architectural-level,

More information

ARCHITECTURAL DESIGN OF 8 BIT FLOATING POINT MULTIPLICATION UNIT

ARCHITECTURAL DESIGN OF 8 BIT FLOATING POINT MULTIPLICATION UNIT ARCHITECTURAL DESIGN OF 8 BIT FLOATING POINT MULTIPLICATION UNIT Usha S. 1 and Vijaya Kumar V. 2 1 VLSI Design, Sathyabama University, Chennai, India 2 Department of Electronics and Communication Engineering,

More information

Integers and Rational Numbers

Integers and Rational Numbers A A Family Letter: Integers Dear Family, The student will be learning about integers and how these numbers relate to the coordinate plane. The set of integers includes the set of whole numbers (0, 1,,,...)

More information

Bits, Words, and Integers

Bits, Words, and Integers Computer Science 52 Bits, Words, and Integers Spring Semester, 2017 In this document, we look at how bits are organized into meaningful data. In particular, we will see the details of how integers are

More information

MAT 003 Brian Killough s Instructor Notes Saint Leo University

MAT 003 Brian Killough s Instructor Notes Saint Leo University MAT 003 Brian Killough s Instructor Notes Saint Leo University Success in online courses requires self-motivation and discipline. It is anticipated that students will read the textbook and complete sample

More information

Module 4. Computer-Aided Design (CAD) systems

Module 4. Computer-Aided Design (CAD) systems Module 4. Computer-Aided Design (CAD) systems Nowadays the design of complex systems is unconceivable without computers. The fast computers, the sophisticated developing environments and the well elaborated

More information

INDEPENDENT SCHOOL DISTRICT 196 Rosemount, Minnesota Educating our students to reach their full potential

INDEPENDENT SCHOOL DISTRICT 196 Rosemount, Minnesota Educating our students to reach their full potential INDEPENDENT SCHOOL DISTRICT 196 Rosemount, Minnesota Educating our students to reach their full potential MINNESOTA MATHEMATICS STANDARDS Grades 9, 10, 11 I. MATHEMATICAL REASONING Apply skills of mathematical

More information

Integers are whole numbers; they include negative whole numbers and zero. For example -7, 0, 18 are integers, 1.5 is not.

Integers are whole numbers; they include negative whole numbers and zero. For example -7, 0, 18 are integers, 1.5 is not. What is an INTEGER/NONINTEGER? Integers are whole numbers; they include negative whole numbers and zero. For example -7, 0, 18 are integers, 1.5 is not. What is a REAL/IMAGINARY number? A real number is

More information

The p-sized partitioning algorithm for fast computation of factorials of numbers

The p-sized partitioning algorithm for fast computation of factorials of numbers J Supercomput (2006) 38:73 82 DOI 10.1007/s11227-006-7285-5 The p-sized partitioning algorithm for fast computation of factorials of numbers Ahmet Ugur Henry Thompson C Science + Business Media, LLC 2006

More information

SM 2. Date: Section: Objective: The Pythagorean Theorem: In a triangle, or

SM 2. Date: Section: Objective: The Pythagorean Theorem: In a triangle, or SM 2 Date: Section: Objective: The Pythagorean Theorem: In a triangle, or. It doesn t matter which leg is a and which leg is b. The hypotenuse is the side across from the right angle. To find the length

More information

Maths: Phase 5 (Y12-13) Outcomes

Maths: Phase 5 (Y12-13) Outcomes Maths: Phase 5 (Y12-13) Outcomes I know numbers are beautiful. If they aren t beautiful nothing is. Paul Erdose Maths is discovered it doesn t just exist. Maths is a tool to understand, question and criticise

More information

7 Fractions. Number Sense and Numeration Measurement Geometry and Spatial Sense Patterning and Algebra Data Management and Probability

7 Fractions. Number Sense and Numeration Measurement Geometry and Spatial Sense Patterning and Algebra Data Management and Probability 7 Fractions GRADE 7 FRACTIONS continue to develop proficiency by using fractions in mental strategies and in selecting and justifying use; develop proficiency in adding and subtracting simple fractions;

More information

DESIGN OF A COMPOSITE ARITHMETIC UNIT FOR RATIONAL NUMBERS

DESIGN OF A COMPOSITE ARITHMETIC UNIT FOR RATIONAL NUMBERS DESIGN OF A COMPOSITE ARITHMETIC UNIT FOR RATIONAL NUMBERS Tomasz Pinkiewicz, Neville Holmes, and Tariq Jamil School of Computing University of Tasmania Launceston, Tasmania 7250 AUSTRALIA Abstract: As

More information

Numerical computing. How computers store real numbers and the problems that result

Numerical computing. How computers store real numbers and the problems that result Numerical computing How computers store real numbers and the problems that result The scientific method Theory: Mathematical equations provide a description or model Experiment Inference from data Test

More information

Chapter 1: Number and Operations

Chapter 1: Number and Operations Chapter 1: Number and Operations 1.1 Order of operations When simplifying algebraic expressions we use the following order: 1. Perform operations within a parenthesis. 2. Evaluate exponents. 3. Multiply

More information

Linköping University Post Print. Analysis of Twiddle Factor Memory Complexity of Radix-2^i Pipelined FFTs

Linköping University Post Print. Analysis of Twiddle Factor Memory Complexity of Radix-2^i Pipelined FFTs Linköping University Post Print Analysis of Twiddle Factor Complexity of Radix-2^i Pipelined FFTs Fahad Qureshi and Oscar Gustafsson N.B.: When citing this work, cite the original article. 200 IEEE. Personal

More information

Dr. Del's Tiers 1 6 Syllabus

Dr. Del's Tiers 1 6 Syllabus Tier 1 28 SCIENTIC CALCULATOR & PRE-ALGEBRA LESSONS Using a Scientific Calculator: Introduction plus 16 lessons CI: Introduction (5 Min.) C1: Basic Operations (6 Min.) C2: Real Numbers (6 Min.) C3: Negative

More information

WHOLE NUMBER AND DECIMAL OPERATIONS

WHOLE NUMBER AND DECIMAL OPERATIONS WHOLE NUMBER AND DECIMAL OPERATIONS Whole Number Place Value : 5,854,902 = Ten thousands thousands millions Hundred thousands Ten thousands Adding & Subtracting Decimals : Line up the decimals vertically.

More information

A Modified CORDIC Processor for Specific Angle Rotation based Applications

A Modified CORDIC Processor for Specific Angle Rotation based Applications IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. II (Mar-Apr. 2014), PP 29-37 e-issn: 2319 4200, p-issn No. : 2319 4197 A Modified CORDIC Processor for Specific Angle Rotation

More information

5.2 Verifying Trigonometric Identities

5.2 Verifying Trigonometric Identities 360 Chapter 5 Analytic Trigonometry 5. Verifying Trigonometric Identities Introduction In this section, you will study techniques for verifying trigonometric identities. In the next section, you will study

More information

FPGA Implementation of Multiplier for Floating- Point Numbers Based on IEEE Standard

FPGA Implementation of Multiplier for Floating- Point Numbers Based on IEEE Standard FPGA Implementation of Multiplier for Floating- Point Numbers Based on IEEE 754-2008 Standard M. Shyamsi, M. I. Ibrahimy, S. M. A. Motakabber and M. R. Ahsan Dept. of Electrical and Computer Engineering

More information

Chapter 1. Numeric Artifacts. 1.1 Introduction

Chapter 1. Numeric Artifacts. 1.1 Introduction Chapter 1 Numeric Artifacts 1.1 Introduction Virtually all solutions to problems in electromagnetics require the use of a computer. Even when an analytic or closed form solution is available which is nominally

More information

Section A Arithmetic ( 5) Exercise A

Section A Arithmetic ( 5) Exercise A Section A Arithmetic In the non-calculator section of the examination there might be times when you need to work with quite awkward numbers quickly and accurately. In particular you must be very familiar

More information

Cecil Jones Academy Mathematics Fundamentals

Cecil Jones Academy Mathematics Fundamentals Year 10 Fundamentals Core Knowledge Unit 1 Unit 2 Estimate with powers and roots Calculate with powers and roots Explore the impact of rounding Investigate similar triangles Explore trigonometry in right-angled

More information

Classes of Real Numbers 1/2. The Real Line

Classes of Real Numbers 1/2. The Real Line Classes of Real Numbers All real numbers can be represented by a line: 1/2 π 1 0 1 2 3 4 real numbers The Real Line { integers rational numbers non-integral fractions irrational numbers Rational numbers

More information

Solving for the Unknown: Basic Operations & Trigonometry ID1050 Quantitative & Qualitative Reasoning

Solving for the Unknown: Basic Operations & Trigonometry ID1050 Quantitative & Qualitative Reasoning Solving for the Unknown: Basic Operations & Trigonometry ID1050 Quantitative & Qualitative Reasoning What is Algebra? An expression is a combination of numbers and operations that leads to a numerical

More information

"Unpacking the Standards" 5th Grade Student Friendly "I Can" Statements I Can Statements I can explain what the remainder means in a word problem.

Unpacking the Standards 5th Grade Student Friendly I Can Statements I Can Statements I can explain what the remainder means in a word problem. 0506.1.1 I can describe geometric properties and use them to solve problems. 5th Grade 0506.1.4 I can explain what the remainder means in a word problem. 0506.1.5 I can solve problems more than one way.

More information

Guide to Planning Functions and Applications, Grade 11, University/College Preparation (MCF3M)

Guide to Planning Functions and Applications, Grade 11, University/College Preparation (MCF3M) Guide to Planning Functions and Applications, Grade 11, University/College Preparation (MCF3M) 006 007 Targeted Implementation and Planning Supports for Revised Mathematics This is intended to provide

More information

Section 1.8. Simplifying Expressions

Section 1.8. Simplifying Expressions Section 1.8 Simplifying Expressions But, first Commutative property: a + b = b + a; a * b = b * a Associative property: (a + b) + c = a + (b + c) (a * b) * c = a * (b * c) Distributive property: a * (b

More information

College Prep Algebra II Summer Packet

College Prep Algebra II Summer Packet Name: College Prep Algebra II Summer Packet This packet is an optional review which is highly recommended before entering CP Algebra II. It provides practice for necessary Algebra I topics. Remember: When

More information

Fractions. There are several terms that are commonly used when working with fractions.

Fractions. There are several terms that are commonly used when working with fractions. Chapter 0 Review of Arithmetic Fractions There are several terms that are commonly used when working with fractions. Fraction: The ratio of two numbers. We use a division bar to show this ratio. The number

More information

Jim Lambers MAT 169 Fall Semester Lecture 33 Notes

Jim Lambers MAT 169 Fall Semester Lecture 33 Notes Jim Lambers MAT 169 Fall Semester 2009-10 Lecture 33 Notes These notes correspond to Section 9.3 in the text. Polar Coordinates Throughout this course, we have denoted a point in the plane by an ordered

More information

FPGA Implementation of Discrete Fourier Transform Using CORDIC Algorithm

FPGA Implementation of Discrete Fourier Transform Using CORDIC Algorithm AMSE JOURNALS-AMSE IIETA publication-2017-series: Advances B; Vol. 60; N 2; pp 332-337 Submitted Apr. 04, 2017; Revised Sept. 25, 2017; Accepted Sept. 30, 2017 FPGA Implementation of Discrete Fourier Transform

More information

Unit 7 Number System and Bases. 7.1 Number System. 7.2 Binary Numbers. 7.3 Adding and Subtracting Binary Numbers. 7.4 Multiplying Binary Numbers

Unit 7 Number System and Bases. 7.1 Number System. 7.2 Binary Numbers. 7.3 Adding and Subtracting Binary Numbers. 7.4 Multiplying Binary Numbers Contents STRAND B: Number Theory Unit 7 Number System and Bases Student Text Contents Section 7. Number System 7.2 Binary Numbers 7.3 Adding and Subtracting Binary Numbers 7.4 Multiplying Binary Numbers

More information

Notes for Unit 1 Part A: Rational vs. Irrational

Notes for Unit 1 Part A: Rational vs. Irrational Notes for Unit 1 Part A: Rational vs. Irrational Natural Number: Whole Number: Integer: Rational Number: Irrational Number: Rational Numbers All are Real Numbers Integers Whole Numbers Irrational Numbers

More information

International Journal of Advanced Research in Computer Science and Software Engineering

International Journal of Advanced Research in Computer Science and Software Engineering ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: Configuring Floating Point Multiplier on Spartan 2E Hardware

More information

DIGITAL IMPLEMENTATION OF THE SIGMOID FUNCTION FOR FPGA CIRCUITS

DIGITAL IMPLEMENTATION OF THE SIGMOID FUNCTION FOR FPGA CIRCUITS DIGITAL IMPLEMENTATION OF THE SIGMOID FUNCTION FOR FPGA CIRCUITS Alin TISAN, Stefan ONIGA, Daniel MIC, Attila BUCHMAN Electronic and Computer Department, North University of Baia Mare, Baia Mare, Romania

More information

Graphics calculator instructions

Graphics calculator instructions Graphics calculator instructions Contents: A B C D E F G Basic calculations Basic functions Secondary function and alpha keys Memory Lists Statistical graphs Working with functions 10 GRAPHICS CALCULATOR

More information

Lecture 6: Signed Numbers & Arithmetic Circuits. BCD (Binary Coded Decimal) Points Addressed in this Lecture

Lecture 6: Signed Numbers & Arithmetic Circuits. BCD (Binary Coded Decimal) Points Addressed in this Lecture Points ddressed in this Lecture Lecture 6: Signed Numbers rithmetic Circuits Professor Peter Cheung Department of EEE, Imperial College London (Floyd 2.5-2.7, 6.1-6.7) (Tocci 6.1-6.11, 9.1-9.2, 9.4) Representing

More information

Praxis Elementary Education: Mathematics Subtest (5003) Curriculum Crosswalk. Required Course Numbers. Test Content Categories.

Praxis Elementary Education: Mathematics Subtest (5003) Curriculum Crosswalk. Required Course Numbers. Test Content Categories. Page 1 I. Numbers and Operations (40%) A. Understands the place value system 1. Writes numbers using base-10 numerals, number names, and expanded form 2. Composes and decomposes multi-digit numbers 3.

More information

D I G I T A L C I R C U I T S E E

D I G I T A L C I R C U I T S E E D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,

More information

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS MS. PRITI S. KAPSE 1, DR.

More information

SIMULINK AS A TOOL FOR PROTOTYPING RECONFIGURABLE IMAGE PROCESSING APPLICATIONS

SIMULINK AS A TOOL FOR PROTOTYPING RECONFIGURABLE IMAGE PROCESSING APPLICATIONS SIMULINK AS A TOOL FOR PROTOTYPING RECONFIGURABLE IMAGE PROCESSING APPLICATIONS B. Kovář, J. Schier Ústav teorie informace a automatizace AV ČR, Praha P. Zemčík, A. Herout, V. Beran Ústav počítačové grafiky

More information

Lesson 9: Decimal Expansions of Fractions, Part 1

Lesson 9: Decimal Expansions of Fractions, Part 1 Classwork Opening Exercises 1 2 1. a. We know that the fraction can be written as a finite decimal because its denominator is a product of 2 s. Which power of 10 will allow us to easily write the fraction

More information

A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier using Modified CSA

A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier using Modified CSA RESEARCH ARTICLE OPEN ACCESS A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier using Nishi Pandey, Virendra Singh Sagar Institute of Research & Technology Bhopal Abstract Due to

More information

Multiplying and Dividing Rational Expressions

Multiplying and Dividing Rational Expressions Page 1 of 14 Multiplying and Dividing Rational Expressions Attendance Problems. Simplify each expression. Assume all variables are nonzero. x 6 y 2 1. x 5 x 2 2. y 3 y 3 3. 4. x 2 y 5 Factor each expression.

More information

ROUNDED CONSTANT DIVISION VIA ADD-SHIFT IN VERILOG

ROUNDED CONSTANT DIVISION VIA ADD-SHIFT IN VERILOG International Journal of Science, Environment and Technology, Vol. 4, No 2, 2015, 440 445 ISSN 2278-3687 (O) 2277-663X (P) ROUNDED CONSTANT DIVISION VIA ADD-SHIFT IN VERILOG Fouziah Md Yassin 1, Ag. Asri

More information

International Journal of Advanced Research in Computer Science and Software Engineering

International Journal of Advanced Research in Computer Science and Software Engineering ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: Implementation of Floating Point Multiplier on Reconfigurable

More information

Mastery. PRECALCULUS Student Learning Targets

Mastery. PRECALCULUS Student Learning Targets PRECALCULUS Student Learning Targets Big Idea: Sequences and Series 1. I can describe a sequence as a function where the domain is the set of natural numbers. Connections (Pictures, Vocabulary, Definitions,

More information

Algebra 2 Semester 2 Final Exam Study Outline Semester 2 Final Exam Study Tips and Information

Algebra 2 Semester 2 Final Exam Study Outline Semester 2 Final Exam Study Tips and Information Algebra 2 Semester 2 Final Exam Study Outline 2013 Semester 2 Final Exam Study Tips and Information The final exam is CUMULATIVE and will include all concepts taught from Chapter 1 through Chapter 13.

More information

Online calculator with fraction button

Online calculator with fraction button Online calculator with fraction button To create your new password, just click the link in the email we sent you. Don't know how to get your TEEN to do math? Try patterns klou.tt/bx90z2k8j56a. Multiplying

More information

6. Binary and Hexadecimal

6. Binary and Hexadecimal COMP1917 15s2 6. Binary and Hexadecimal 1 COMP1917: Computing 1 6. Binary and Hexadecimal Reading: Moffat, Section 13.2 Outline Number Systems Binary Computation Converting between Binary and Decimal Octal

More information

VHDL Implementation of DIT-FFT using CORDIC

VHDL Implementation of DIT-FFT using CORDIC Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2015, 2(6): 98-102 Research Article ISSN: 2394-658X VHDL Implementation of DIT-FFT using CORDIC M Paavani 1, A

More information