COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS
|
|
- Barrie Stanley Fox
- 5 years ago
- Views:
Transcription
1 COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS Mathias Preiner, Aina Niemetz and Armin Biere Institute for Formal Models and Verification (FMV) Johannes Kepler University, Linz, Austria TACAS 2017 April 24-28, 2017 Uppsala, Sweden
2 Introduction Counterexample-Guided Combine counterexample-guided quantifier instantiation with... Synthesis... syntax-guided synthesis to synthesize... Model... interpretations for Skolem functions. Quantified Bit-Vectors 1/15
3 Fixed-Size Bit-Vectors Bit-Vector: vector of bits of a fixed size Constant values: 0011, , 3 [8],... Variables: x [16], y [9],... Operators: bitwise:, &,,, <<, >>,... arithmetic: +,,, /,... predicates: =, <,,... string operations: concat, extract, extension,... Example with Quantifiers x [4] y [4]. (x & 1100) + y = /15
4 Quantified Bit-Vectors State-of-the-Art Z3: Model-based quantifier instantiation (MBQI) [de Moura 09] combined with E-matching, symbolic quantifier instantiation CVC4: Counterexample-guided quantifier instantiation (CEGQI) [Reynolds 15] concrete models and counterexamples only Q3B: BDD-based approach [Strejcek 16] relies on simplifications, approximation techniques, variable ordering Our approach Counterexample-Guided Model Synthesis (CEGMS) Combines synthesis with variant of CEGQI 3/15
5 Counterexample-Guided Model Synthesis Example ϕ := x [32] y [32]. x + y = 0 Skolem ϕ S := x [32]. x + f(x) = 0 Ground Instances of ϕ S x x + f(x) = f(0) = f(1) = f(2) = Function Table f x f(x) (2 32-1) Goal f := λx. x x [32]. x + x = 0 How? Synthesize + Refine 4/15
6 Workflow un ϕ Preprocessing Ground Instances Model Synthesize New ground instance Skolem function Interpr. CEGQI Counterexample un SAT UNSAT 5/15
7 ϕ un Synthesis of s Preprocessing Ground Instances Model Synthesize New ground instance Skolem function Interpr. Enumerative Learning [Alur 13] CEGQI Counterexample un enumerate expressions based on a syntax/grammar check if expressions conform to some set of test cases generate expression signature discard expressions with same signature (pruning) return expression if signature matches target signature candidate expressions must isfy set of ground instances Size Enumerated Expressions 1 x y z x + y x + z y + z x y... x = y (x + y) x (x + y) 2... x < (x y) y < (x y) (x + y)&(x y)... ite(x = y, z, x).... 6/15
8 ϕ un Example: Synthesis Preprocessing Ground Instances Model Synthesize New ground instance Skolem function Interpr. CEGQI Counterexample un Example: z = min (x, y) ϕ := x y z. (x < y z = x) (x y z = y) ϕ S := x y. (x < y f z(x, y) = x) (x y f z(x, y) = y) Inputs for f z { x, y } Operators { =, <,,,, ite } Ground Inst. G { f z(0, 0) = 0, f z(0, 1) = 0, f z(2, 1) = 1 } 7/15
9 ϕ un Example: Synthesis cont. Preprocessing New ground instance Ground Instances Model Synthesize Skolem function Interpr. Size Enumerated Expressions 1 x, y 2 x = y, y = x, x < y, y < x, x y, y x 3-4 (x = y x < y),..., (x = y x < y),..., ite(x < y, x, y) CEGQI Counterexample un Signature Computation substitute f z in G := {g 1,..., g n} by current expression λxy. t[x, y] evaluate resulting g 1,..., g n obtain vector of n Boolean values (= signature) Signature of Candidate ite(x < y, x, y) ite(0 < 0, 0, 0) = 0, }{{} ite(0 < 1, 0, 1) = 0, }{{} ite(2 < 1, 2, 1) = 1 }{{} 8/15
10 ϕ un Example: Preprocessing New ground instance Ground Instances Model Synthesize Skolem function Interpr. {f z := λ x y. ite(x < y, x, y)} CEGQI Counterexample un ϕ S[λ x y. ite(x < y, x, y)/f z] x y. (x < y ite(x < y, x, y) x) (x y ite(x < y, x, y) y) SMT Solver (a < b ite(a < b, a, b) a) (a b ite(a < b, a, b) b) }{{}}{{} un: candidate model is valid : found counterexample, refine 9/15
11 ϕ un Example: Refinement Preprocessing New ground instance Ground Instances Model Synthesize Skolem function Interpr. CEGQI Counterexample un Assume {f z := λ x y. x} SMT Solver (a < b a a) (a b a b) }{{}}{{} Solver returns, candidate model is invalid Solver produces counterexample { a = 1, b = 0 } Add New Instance of ϕ S to G G := G {ϕ S[1/x, 0/y]} 10/15
12 Dual Counterexample-Guided Model Synthesis Idea Find instantiation for -variables s.t. formula is unisfiable. How Apply CEGMS to the dual formula ϕ Duality CEGMS( ϕ) CEGMS(ϕ) un CEGMS( ϕ) un CEGMS(ϕ) Original ϕ := a b c x. (a c) + (b c) (x c) }{{} un with ϕ[a+b/x] Dual ϕ := a b c x. (a c) + (b c) = (x c) }{{} with ϕ[a+b/x] Dual CEGMS finds non-ground quantifier instantiations CEGMS(ϕ) and CEGMS( ϕ) can be executed in parallel 11/15
13 Experiments SMT-LIB (191) New 1 (4838) Solved Sat Un Time [s] Solved Sat Un Time [s] Boolector Boolector+s Boolector+d Boolector+ds Boolector... CEGQI only +s... synthesis +d... dual (parallel) Limits 1200 seconds CPU time, 7GB memory 1 LIA, LRA, NIA, NRA SMT-LIB benchmarks translated to BV 12/15
14 Experiments SMT-LIB (191) New (4838) Solved Sat Un Time [s] Solved Sat Un Time [s] Boolector+ds CVC Q3B Z Limits 1200 seconds CPU time, 7GB memory 13/15
15 Conclusion simple approach for solving quantified bit-vectors only requires two instances of ground theory solvers competitive with the state-of-the-art in solving BV no simplification techniques yet no E-matching or other quantifier instantiation heuristics future directions improve synthesis impact of simplification techniques (e.g., miniscoping, DER,... ) model reconstruction from unisfiable dual formulas approach not limited to BV 14/15
16 References I [Alur 13] Abhishek Udupa and Arun Raghavan and Jyotirmoy V. Deshmukh and Sela Mador-Haim and Milo M. K. Martin and Rajeev Alur. TRANSIT: specifying protocols with concolic snippets. SIGPLAN, Pages [Strejcek 16] Martin Jonás and Jan Strejcek. Solving Quantified Bit-Vector Formulas Using Binary Decision Diagrams. SAT, Pages [de Moura 09] Yeting Ge and Leonardo Mendonça de Moura. Complete Instantiation for Quantified Formulas in Satisfiabiliby Modulo Theories. CAV, Pages [Reynolds 15] Andrew Reynolds and Morgan Deters and Viktor Kuncak and Cesare Tinelli and Clark W. Barrett. Counterexample-Guided Quantifier Instantiation for Synthesis in SMT. CAV, Pages /15
LEARNING TO INSTANTIATE QUANTIFIERS
LEARNING TO INSTANTIATE QUANTIFIERS Armin Biere 1 joint work with Mathias Preiner 1,2, Aina Niemetz 1,2 TACAS 17, SMT 17, PhD Thesis Mathias Preiner in 2017 1 Johannes Kepler University Linz 2 Stanford
More informationCOUNTEREXAMPLE-GUIDED MODEL SYNTHESIS
COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS Mathias Preiner, Aina Niemetz and Armin Biere Johannes Kepler University Stanford University SMT Workshop July 22-23, 2017 Heidelberg, Germany Introduction Counterexample-Guided
More informationCOUNTEREXAMPLE-GUIDED MODEL SYNTHESIS
COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS Mathias Preiner?y, Aina Niemetz?y and Armin Biere?? Johannes Kepler University y Stanford University SMT Workshop July 22-23, 2017 Heidelberg, Germany Introduction
More informationLemmas on Demand for Lambdas
Lemmas on Demand for Lambdas Mathias Preiner, Aina Niemetz and Armin Biere Institute for Formal Models and Verification (FMV) Johannes Kepler University, Linz, Austria http://fmv.jku.at/ DIFTS Workshop
More informationTurbo-Charging Lemmas on Demand with Don t Care Reasoning
Turbo-Charging Lemmas on Demand with Don t Care Reasoning Aina Niemetz, Mathias Preiner and Armin Biere Institute for Formal Models and Verification (FMV) Johannes Kepler University, Linz, Austria http://fmv.jku.at/
More informationImproving Local Search for Bit-Vector Logics in SMT with Path Propagation
Improving Local Search for Bit-Vector Logics in SMT with Path Propagation Aina Niemetz, Mathias Preiner, Andreas Fröhlich and Armin Biere Institute for Formal Models and Verification (FMV) Johannes Kepler
More informationGenerating Small Countermodels. Andrew Reynolds Intel August 30, 2012
Generating Small Countermodels using SMT Andrew Reynolds Intel August 30, 2012 Acknowledgements Intel Corporation AmitGoel, Sava Krstic University of Iowa Cesare Tinelli, Francois Bobot New York University
More informationSyntax-Guided Program Synthesis. Rajeev Alur. University of Pennsylvania
Syntax-Guided Program Synthesis Rajeev Alur University of Pennsylvania 1 Goal: Programming computers easier than communicating with people Can programming be liberated, period. David Harel, IEEE Computer,
More informationSyntax-Guided Program Synthesis. Rajeev Alur
Syntax-Guided Program Synthesis Rajeev Alur University of Pennsylvania 1 Goal: Programming computers easier than communicating with people Can programming be liberated, period. David Harel, IEEE Computer,
More informationarxiv: v1 [cs.pl] 22 May 2014
Language to Specify Syntax-Guided Synthesis Problems Mukund Raghothaman Abhishek Udupa Friday 7 th December, 2018 arxiv:1405.5590v1 [cs.pl] 22 May 2014 Abstract We present a language to specify syntax
More informationAndrew Reynolds Liana Hadarean
425,7 3!7441$ 89028147 30,7 #0, 7 9 209.&8 3 $ Andrew Reynolds Liana Hadarean July 15, 2010 1 . 34 0/ 020398 University of Iowa Andrew Reynolds, Cesare Tinelli, Aaron Stump Liana Hadarean, Yeting Ge, Clark
More informationRefutation-Based Synthesis in SMT
Noname manuscript No. (will be inserted by the editor) Refutation-Based Synthesis in SMT Andrew Reynolds Viktor Kuncak Cesare Tinelli Clark Barrett Morgan Deters Received: date / Accepted: date Abstract
More informationScaling Enumerative Program Synthesis via Divide and Conquer
Scaling Enumerative Program Synthesis via Divide and Conquer Rajeev Alur, Arjun Radhakrishna, and Abhishek Udupa University of Pennsylvania Abstract. Given a semantic constraint specified by a logical
More informationEECS 219C: Formal Methods Syntax-Guided Synthesis (selected/adapted slides from FMCAD 13 tutorial by R. Alur) Sanjit A. Seshia EECS, UC Berkeley
EECS 219C: Formal Methods Syntax-Guided Synthesis (selected/adapted slides from FMCAD 13 tutorial by R. Alur) Sanjit A. Seshia EECS, UC Berkeley Solving SyGuS Is SyGuS same as solving SMT formulas with
More informationSyntax-Guided Synthesis. Rajeev Alur. University of Pennsylvania
Syntax-Guided Synthesis Rajeev Alur University of Pennsylvania 1 Program Verification Specification S Program P Verifier Proof of correctness or Witness of a bug 2 Classical Program Synthesis Specification
More informationLanguage to Specify Syntax-Guided Synthesis Problems
Language to Specify Syntax-Guided Synthesis Problems Mukund Raghothaman Abhishek Udupa Saturday 25 th January, 2014 1 Introduction We present a language to specify syntax guided synthesis (SyGuS) problems.
More informationEfficiently Solving Quantified Bit-Vector Formulas
FMSD manuscript No. (will be inserted by the editor) Efficiently Solving Quantified Bit-Vector Formulas Christoph M. Wintersteiger Youssef Hamadi Leonardo de Moura Received: date / Accepted: date Abstract
More informationSMT Solvers for Verification and Synthesis. Andrew Reynolds VTSA Summer School August 1 and 3, 2017
SMT Solvers for Verification and Synthesis Andrew Reynolds VTSA Summer School August 1 and 3, 2017 Acknowledgements Thanks to past and present members of development team of CVC4: Cesare Tinelli, Clark
More informationA Tour of CVC4. Tim King
A Tour of CVC4 Morgan Deters mdeters@cs.nyu.edu Cesare Tinelli cesare-tinelli@uiowa.edu Tim King tim.king@imag.fr Andrew Reynolds andrew.reynolds@epfl.ch Clark Barrett barrett@cs.nyu.edu ÉC O L E P O L
More informationEfficiently Solving Bit-Vector Problems Using Model Checkers
Efficiently Solving Bit-Vector Problems Using Model Checkers Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria http://fmv.jku.at SMT 2013 July 8 - July 9, 2013 Helsinki,
More informationRefutation-based synthesis in SMT
DOI 10.1007/s10703-017-0270-2 Refutation-based synthesis in SMT Andrew Reynolds 1,2 Viktor Kuncak 1 Cesare Tinelli 2 Clark Barrett 3 Morgan Deters 4 Springer Science+Business Media New York 2017 Abstract
More informationThe 4 th Competition on Syntax-Guided Synthesis. Rajeev Alur, Dana Fisman, Rishabh Singh and Armando Solar-Lezama
The 4 th Competition on Syntax-Guided Synthesis Rajeev Alur, Dana Fisman, Rishabh Singh and Armando Solar-Lezama SyGuS Idea and Definition in a Nutshell New Trends in Synthesis Turn off rightmost continuous
More informationTurbo-Charging Lemmas on Demand with Don t Care Reasoning
Turbo-Charging Lemmas on Demand with Don t Care Reasoning Aina Niemetz, Mathias Preiner, and Armin Biere Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria Abstract
More informationLemmas on Demand for the Extensional Theory of Arrays
Lemmas on Demand for the Extensional Theory of Arrays Robert Brummayer Armin Biere Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria ABSTRACT Categories and Subject
More informationComplete Instantiation of Quantified Formulas in Satisfiability Modulo Theories. ACSys Seminar
Complete Instantiation of Quantified Formulas in Satisfiability Modulo Theories Yeting Ge Leonardo de Moura ACSys Seminar 2008.12 Motivation SMT solvers have been successful Quantified smt formulas are
More informationddsmt: A Delta Debugger for the SMT-LIB v2 Format
ddsmt: A Delta Debugger for the SMT-LIB v2 Format Aina Niemetz and Armin Biere Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria http://fmv.jku.at/ Abstract Delta debugging
More informationTWO main approaches used to increase software quality
EDIC RESEARCH PROPOSAL 1 Combining Testing and Verification Tihomir Gvero LARA, I&C, EPFL Abstract The paper presents techniques used in both software testing and verification. Korat is the tool that has
More informationSearch-based Program Synthesis
DOI:10.1145/3208071 A promising, useful tool for future programming development environments. BY RAJEEV ALUR, RISHABH SINGH, DANA FISMAN, AND ARMANDO SOLAR-LEZAMA Search-based Program Synthesis Writing
More informationMinimum Satisfying Assignments for SMT. Işıl Dillig, Tom Dillig Ken McMillan Alex Aiken College of William & Mary Microsoft Research Stanford U.
Minimum Satisfying Assignments for SMT Işıl Dillig, Tom Dillig Ken McMillan Alex Aiken College of William & Mary Microsoft Research Stanford U. 1 / 20 Satisfiability Modulo Theories (SMT) Today, SMT solvers
More informationEfficiently Solving Bit-Vector Problems Using Model Checkers
Efficiently Solving Bit-Vector Problems Using Model Checkers Andreas Fröhlich, Gergely Kovásznai, Armin Biere Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria Abstract
More informationTRANSIT: Specifying Protocols with Concolic Snippets
TRANSIT: Specifying Protocols with Concolic Snippets Abhishek Udupa Arun Raghavan Jyotirmoy V. Deshmukh Sela Mador-Haim Milo M. K. Martin Rajeev Alur University of Pennsylvania {audupa, arraghav, djy,
More informationSMTCoq: A plug-in for integrating SMT solvers into Coq
SMTCoq: A plug-in for integrating SMT solvers into Coq Burak Ekici 1, Alain Mebsout 1, Cesare Tinelli 1, Chantal Keller 2, Guy Katz 3, Andrew Reynolds 1, and Clark Barrett 3 1 The University of Iowa, USA
More informationFormally Certified Satisfiability Solving
SAT/SMT Proof Checking Verifying SAT Solver Code Future Work Computer Science, The University of Iowa, USA April 23, 2012 Seoul National University SAT/SMT Proof Checking Verifying SAT Solver Code Future
More informationSymbolic and Concolic Execution of Programs
Symbolic and Concolic Execution of Programs Information Security, CS 526 Omar Chowdhury 10/7/2015 Information Security, CS 526 1 Reading for this lecture Symbolic execution and program testing - James
More informationScaling Up DPLL(T) String Solvers Using Context-Dependent Simplification
Scaling Up DPLL(T) String s Using Context-Dependent Simplification Andrew Reynolds, Maverick Woo, Clark Barrett, David Brumley, Tianyi Liang, Cesare Tinelli CAV 2017 1 Importance of String s Automated
More informationTemplate-based Circuit Understanding
Template-based Circuit Understanding Adrià Gascón 1 Pramod Subramanyan 2 Bruno Dutertre 1 Ashish Tiwari 1 Dejan Jovanović 1 Sharad Malik 2 1 SRI International 2 Princeton University Motivation Verify/reverse-engineer
More informationDeductive Methods, Bounded Model Checking
Deductive Methods, Bounded Model Checking http://d3s.mff.cuni.cz Pavel Parízek CHARLES UNIVERSITY IN PRAGUE faculty of mathematics and physics Deductive methods Pavel Parízek Deductive Methods, Bounded
More informationSAT/SMT summer school 2015 Introduction to SMT
SAT/SMT summer school 2015 Introduction to SMT Alberto Griggio Fondazione Bruno Kessler Trento, Italy Some material courtesy of Roberto Sebastiani and Leonardo de Moura Outline Introduction The DPLL(T)
More informationVS 3 : SMT Solvers for Program Verification
VS 3 : SMT Solvers for Program Verification Saurabh Srivastava 1,, Sumit Gulwani 2, and Jeffrey S. Foster 1 1 University of Maryland, College Park, {saurabhs,jfoster}@cs.umd.edu 2 Microsoft Research, Redmond,
More informationFormalization of Incremental Simplex Algorithm by Stepwise Refinement
Formalization of Incremental Simplex Algorithm by Stepwise Refinement Mirko Spasić, Filip Marić Faculty of Mathematics, University of Belgrade FM2012, 30. August 2012. Overview 1 Introduction 2 Approach
More informationImproving Local Search for Bit-Vector Logics in SMT with Path Propagation
Improving Local Search for Bit-Vector Logics in SMT with Path Propagation Aina Niemetz, Mathias Preiner, Andreas Fröhlich, and Armin Biere Institute for Formal Models and Verification Johannes Kepler University,
More informationPLDI 2016 Tutorial Automata-Based String Analysis
PLDI 2016 Tutorial Automata-Based String Analysis Tevfik Bultan, Abdulbaki Aydin, Lucas Bang Verification Laboratory http://vlab.cs.ucsb.edu Department of Computer Science Common Usages of Strings } Input
More informationThe SMT-LIB Standard Version 2.0
The SMT-LIB Standard Version 2.0 Clark Barrett 1 Aaron Stump 2 Cesare Tinelli 2 1 New York University, barrett@cs.nyu.edu 2 University of Iowa, astump tinelli@cs.uiowa.edu Abstract The SMT-LIB initiative
More informationRevisiting Enumerative Instantiation
Consistent * Complete * Well Documented * Easy to Reuse * * Evaluated * TACAS * Artifact * AEC Revisiting Enumerative Instantiation Andrew Reynolds, 1 Haniel Barbosa 1,2 and Pascal Fontaine 2 1 University
More informationCAV Verification Mentoring Workshop 2017 SMT Solving
CAV Verification Mentoring Workshop 2017 SMT Solving Alberto Griggio Fondazione Bruno Kessler Trento, Italy The SMT problem Satisfiability Modulo Theories Given a (quantifier-free) FOL formula and a (decidable)
More informationCircuit versus CNF Reasoning for Equivalence Checking
Circuit versus CNF Reasoning for Equivalence Checking Armin Biere Institute for Formal Models and Verification Johannes Kepler University Linz, Austria Equivalence Checking Workshop 25 Madonna di Campiglio,
More informationDeciding Local Theory Extensions via E-matching
Deciding Local Theory Extensions via E-matching Kshitij Bansal 1, Andrew Reynolds 2, Tim King 3, Clark Barrett 1, and Thomas Wies 1 1 NYU 2 EPFL 3 Verimag To the memory of Morgan Deters Abstract. Satisfiability
More informationLeonardo de Moura and Nikolaj Bjorner Microsoft Research
Leonardo de Moura and Nikolaj Bjorner Microsoft Research A Satisfiability Checker with built-in support for useful theories Z3 is a solver developed at Microsoft Research. Development/Research driven by
More informationCounterexample-Driven Genetic Programming
Counterexample-Driven Genetic Programming Iwo Błądek, Krzysztof Krawiec Institute of Computing Science, Poznań University of Technology Poznań, 12.12.2017 I. Błądek, K. Krawiec Counterexample-Driven Genetic
More informationThe Barcelogic SMT Solver
The Barcelogic SMT Solver Tool Paper Miquel Bofill 1, Robert Nieuwenhuis 2, Albert Oliveras 2, Enric Rodríguez-Carbonell 2, and Albert Rubio 2 1 Universitat de Girona 2 Technical University of Catalonia,
More informationYices 1.0: An Efficient SMT Solver
Yices 1.0: An Efficient SMT Solver AFM 06 Tutorial Leonardo de Moura (joint work with Bruno Dutertre) {demoura, bruno}@csl.sri.com. Computer Science Laboratory SRI International Menlo Park, CA Yices: An
More informationPySMT: a Solver-Agnostic Library for Fast Prototyping of SMT-Based Algorithms
1/14 PySMT: a Solver-Agnostic Library for Fast Prototyping of SMT-Based Algorithms Marco Gario and Andrea Micheli gario@fbk.eu Fondazione Bruno Kessler (FBK) University of Trento 2015-05-04 Interaction
More informationBroadening the Scope of SMT-COMP: the Application Track
Broadening the Scope of SMT-COMP: the Application Track Roberto Bruttomesso 1 and Alberto Griggio 2 1 Atrenta France 2 Fondazione Bruno Kessler Abstract. During the last decade, SMT solvers have seen impressive
More informationSMT-LIB for HOL. Daniel Kroening Philipp Rümmer Georg Weissenbacher Oxford University Computing Laboratory. ITP Workshop MSR Cambridge 25 August 2009
1 / 13 SMT-LIB for HOL Daniel Kroening Philipp Rümmer Georg Weissenbacher Oxford University Computing Laboratory ITP Workshop MSR Cambridge 25 August 2009 2 / 13 The SMT-LIB Standard SMT Satisfiability
More informationOpenSMT2: An SMT Solver for Multi-Core and Cloud Computing
OpenSMT2: An SMT Solver for Multi-Core and Cloud Computing Antti E. J. Hyvärinen, Matteo Marescotti, Leonardo Alt, and Natasha Sharygina Faculty of Informatics, University of Lugano Via Giuseppe Buffi
More informationDecision Procedures in the Theory of Bit-Vectors
Decision Procedures in the Theory of Bit-Vectors Sukanya Basu Guided by: Prof. Supratik Chakraborty Department of Computer Science and Engineering, Indian Institute of Technology, Bombay May 1, 2010 Sukanya
More informationSyntax-Guided Synthesis. Rajeev Alur. Marktoberdorf Summer School 2014
Syntax-Guided Synthesis Rajeev Alur Marktoberdorf Summer School 2014 1 Program Verification Specification S Program P Verifier Proof of correctness or Witness of a bug 2 Classical Program Synthesis Specification
More informationSatisfiability Modulo Theories: ABsolver
Satisfiability Modulo Theories: ABsolver Michael Tautschnig Joint work with: Andreas Bauer Martin Leucker Christian Schallhart Michael Tautschnig 1 Outline 1. Introduction Michael Tautschnig 2 Outline
More informationA Decision Procedure for (Co)datatypes in SMT Solvers. Andrew Reynolds Jasmin Christian Blanchette IJCAI sister conference track, July 12, 2016
A Decision Procedure for (Co)datatypes in SMT Solvers Andrew Reynolds Jasmin Christian Blanchette IJCAI sister conference track, July 12, 2016 Satisfiability Modulo Theories (SMT) Solvers Software Verification
More informationYices 1.0: An Efficient SMT Solver
Yices 1.0: An Efficient SMT Solver SMT-COMP 06 Leonardo de Moura (joint work with Bruno Dutertre) {demoura, bruno}@csl.sri.com. Computer Science Laboratory SRI International Menlo Park, CA Yices: An Efficient
More informationNenofar: A Negation Normal Form SMT Solver
Nenofar: A Negation Normal Form SMT Solver Combining Non-Clausal SAT Approaches with Theories Philippe Suter 1, Vijay Ganesh 2, Viktor Kuncak 1 1 EPFL, Switzerland 2 MIT, USA Abstract. We describe an implementation
More informationAn Introduction to Satisfiability Modulo Theories
An Introduction to Satisfiability Modulo Theories Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se February 13, 2019 1/28 Outline From theory... From DPLL to DPLL(T) Slides courtesy of Alberto
More informationThe SMT-LIB 2 Standard: Overview and Proposed New Theories
1 / 23 The SMT-LIB 2 Standard: Overview and Proposed New Theories Philipp Rümmer Oxford University Computing Laboratory philr@comlab.ox.ac.uk Third Workshop on Formal and Automated Theorem Proving and
More informationUfo: A Framework for Abstraction- and Interpolation-Based Software Verification
Ufo: A Framework for Abstraction- and Interpolation-Based Software Verification Aws Albarghouthi 1, Yi Li 1, Arie Gurfinkel 2, and Marsha Chechik 1 1 Department of Computer Science, University of Toronto,
More informationInstantiation and Pretending to be an SMT Solver with VAMPIRE
Instantiation and Pretending to be an SMT Solver with VAMPIRE Giles Reger 1, Martin Suda 2, and Andrei Voronkov 1,3,4 1 University of Manchester, Manchester, UK 2 TU Wien, Vienna, Austria 3 Chalmers University
More informationBetter Lemmas with Lambda Extraction
Better Lemmas with Lambda Extraction Mathias Preiner, Aina Niemetz, and Armin Biere Johannes Kepler University, Linz, Austria Abstract In Satisfiability Modulo Theories (SMT), the theory of arrays provides
More informationSynthesis through Unification
Synthesis through Unification Rajeev Alur 1, Pavol Černý2, and Arjun Radhakrishna 1 1 University of Pennsylvania 2 University of Colorado Boulder Abstract. Given a specification and a set of candidate
More informationOpenSMT2. A Parallel, Interpolating SMT Solver. Antti Hyvärinen, Matteo Marescotti, Leonardo Alt, Sepideh Asadi, and Natasha Sharygina
OpenSMT2 A Parallel, Interpolating SMT Solver Antti Hyvärinen, Matteo Marescotti, Leonardo Alt, Sepideh Asadi, and Natasha Sharygina Why another SMT solver? Model checking OpenSMT Interpolation Parallel
More informationSolving Quantified Verification Conditions using Satisfiability Modulo Theories
Solving Quantified Verification Conditions using Satisfiability Modulo Theories Yeting Ge 1, Clark Barrett 1, and Cesare Tinelli 2 1 New York University, yeting barrett@cs.nyu.edu 2 The University of Iowa,
More informationTowards certification of TLA + proof obligations with SMT solvers
Towards certification of TLA + proof obligations with SMT solvers Stephan Merz and Hernán Vanzetto INRIA Nancy Grand-Est & LORIA Nancy, France Abstract TLA + is a formal specification language that is
More informationIT is broadly accepted that software development is a
EDIC RESEARCH PROPOSAL 1 Theoretically Sound Verification of Advanced Scala Features Nicolas Voirol nicolas.voirol@epfl.ch I&C, EPFL Abstract Software verification is progressively gaining traction as
More informationModel Checking Revision: Model Checking for Infinite Systems Revision: Traffic Light Controller (TLC) Revision: 1.12
Model Checking mc Revision:.2 Model Checking for Infinite Systems mc 2 Revision:.2 check algorithmically temporal / sequential properties fixpoint algorithms with symbolic representations: systems are
More informationCHC-COMP Arie Gurfinkel. Philipp Ruemmer, Grigory Fedyukovich, Adrien Champion. 1 st Competition on Solving Constrained Horn Clauses
CHC-COMP 2018 Arie Gurfinkel Philipp Ruemmer, Grigory Fedyukovich, Adrien Champion 1 st Competition on Solving Constrained Horn Clauses CHC-COMP: CHC Solving Competition First edition on July 13, 2018
More informationBounded Model Checking with Parametric Data Structures
Bounded Model Checking with Marc Herbstritt (joint work with Erika Ábrahám, Bernd Becker, Martin Steffen) www.avacs.org August 15 2006 4th International Workshop on Bounded Model Checking Context Automated
More informationYices 2.2. Bruno Dutertre. Computer Science Laboratory, SRI International, 333 Ravenswood Avenue, Menlo Park, CA 94025, USA
Yices 2.2 Bruno Dutertre Computer Science Laboratory, SRI International, 333 Ravenswood Avenue, Menlo Park, CA 94025, USA bruno@csl.sri.com Abstract. Yices is an SMT solver developed by SRI International.
More informationLocal Two-Level And-Inverter Graph Minimization without Blowup
Local Two-Level And-Inverter Graph Minimization without Blowup Robert Brummayer and Armin Biere Institute for Formal Models and Verification Johannes Kepler University Linz, Austria {robert.brummayer,
More informationDPLL(Γ+T): a new style of reasoning for program checking
DPLL(Γ+T ): a new style of reasoning for program checking Dipartimento di Informatica Università degli Studi di Verona Verona, Italy June, 2011 Motivation: reasoning for program checking Program checking
More informationIntegration of SMT-LIB Support into Maple
Integration of SMT-LIB Support into Maple SMT-CAS Integration Some SMT solvers presently incorporate computer algebra techniques in their theory solvers. Examples: verit [3], SMT-RAT [4] Alternate avenue
More informationLost in translation. Leonardo de Moura Microsoft Research. how easy problems become hard due to bad encodings. Vampire Workshop 2015
Lost in translation how easy problems become hard due to bad encodings Vampire Workshop 2015 Leonardo de Moura Microsoft Research I wanted to give the following talk http://leanprover.github.io/ Automated
More informationSolving Quantified Verification Conditions using Satisfiability Modulo Theories
Solving Quantified Verification Conditions using Satisfiability Modulo Theories Yeting Ge 1, Clark Barrett 1, and Cesare Tinelli 2 1 New York University, yeting barrett@cs.nyu.edu 2 The University of Iowa,
More informationCVC4. 2 University of Iowa
CVC4 Clark Barrett 1, Christopher L. Conway 1, Morgan Deters 1, Liana Hadarean 1, Dejan Jovanović 1, Tim King 1, Andrew Reynolds 2, and Cesare Tinelli 2 1 New York University 2 University of Iowa Abstract.
More informationPooya Saadatpanah, Michalis Famelis, Jan Gorzny, Nathan Robinson, Marsha Chechik, Rick Salay. September 30th, University of Toronto.
Comparing the Pooya Michalis Jan Nathan Marsha Chechik, Rick Salay University of Toronto September 30th, 2012 MoDeVVa 12 1 / 32 in software modeling : pervasive in MDE Models with uncertainty: Represent
More informationTutorial on Model Checking Modelling and Verification in Computer Science
Tutorial on Model Checking Modelling and Verification in Computer Science Armin Biere Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria Abstract. This paper serves
More informationURBiVA: Uniform Reduction to Bit-Vector Arithmetic
URBiVA: Uniform Reduction to Bit-Vector Arithmetic Filip Marić and Predrag Janičić Faculty of Mathematics, Studentski trg 16, 11000 Belgrade, Serbia filip@matf.bg.ac.rs janicic@matf.bg.ac.rs Abstract.
More information8. Symbolic Trajectory Evaluation, Term Rewriting. Motivation for Symbolic Trajectory Evaluation
8. Symbolic Trajectory Evaluation, Term Rewriting 1 8. Symbolic Trajectory Evaluation, Term Rewriting Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin Verification
More informationSMT solvers for Rodin
SMT solvers for Rodin David Déharbe 1, Pascal Fontaine 2, Yoann Guyot 3, and Laurent Voisin 3 1 Universidade Federal do Rio Grande do Norte, Natal, RN, Brazil david@dimap.ufrn.br 2 University of Nancy
More informationBOOSTER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstraction
BOOSTER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstraction Peer Johannsen Siemens AG, Corporate Technology, Design Automation, CT SE 4 81730 Munich, Germany peer.johannsen@mchp.siemens.de
More informationLee Pike. June 3, 2005
Proof NASA Langley Formal Methods Group lee.s.pike@nasa.gov June 3, 2005 Proof Proof Quantification Quantified formulas are declared by quantifying free variables in the formula. For example, lem1: LEMMA
More informationSymbolic Execution as DPLL Modulo Theories
Symbolic Execution as DPLL Modulo Theories Quoc-Sang Phan Queen Mary University of London q.phan@qmul.ac.uk Abstract We show how Symbolic Execution can be understood as a variant of the DPLL(T ) algorithm,
More informationDesign and Results of the 3rd Annual Satisfiability Modulo Theories Competition (SMT-COMP 2007)
International Journal on Artificial Intelligence Tools c World Scientific Publishing Company Design and Results of the 3rd Annual Satisfiability Modulo Theories Competition (SMT-COMP 2007) Clark Barrett
More informationIntegration of SMT Solvers with ITPs There and Back Again
Integration of SMT Solvers with ITPs There and Back Again Sascha Böhme and University of Sheffield 7 May 2010 1 2 Features: SMT-LIB vs. Yices Translation Techniques Caveats 3 4 Motivation Motivation System
More informationFormal Verification with SymbiYosys and Yosys-SMTBMC. Clifford Wolf
Formal Verification with SymbiYosys and Yosys-SMTBMC Clifford Wolf Availability of various EDA tools for students, hobbyists, enthusiasts FPGA Synthesis Free to use: Xilinx Vivado WebPack, etc. Free and
More informationAutomata-based Model Counting for String Constraints. Abdulbaki Aydin, Lucas Bang, Tevfik Bultan
Automata-based Model Counting for String Constraints Abdulbaki Aydin, Lucas Bang, Tevfik Bultan https://vlab.cs.ucsb.edu Model Counting for String Constraints Automata-Based model Counter (ABC) 2 Can you
More informationReasoning About Set Comprehensions
Reasoning About Set Comprehensions Edmund S L Lam 1 and Iliano Cervesato 1 Carnegie Mellon University sllam@qatarcmuedu, iliano@cmuedu Abstract Set comprehension is a mathematical notation for defining
More informationChallenging Problems for Yices
Challenging Problems for Yices Bruno Dutertre, SRI International Deduction at Scale Seminar March, 2011 SMT Solvers at SRI 2000-2004: Integrated Canonizer and Solver (ICS) Based on Shostak s method + a
More informationCODE ANALYSIS CARPENTRY
SEAN HEELAN THE (IN)COMPLETE GUIDE TO CODE ANALYSIS CARPENTRY ( Or how to avoid braining yourself when handed an SMT solving hammer Immunity Inc. Part I: Down the Rabbit Hole Propositional Logic Mechanical
More informationEfficient Circuit to CNF Conversion
Efficient Circuit to CNF Conversion Panagiotis Manolios and Daron Vroon College of Computing, Georgia Institute of Technology, Atlanta, GA, 30332, USA http://www.cc.gatech.edu/home/{manolios,vroon} Abstract.
More informationResults and Analysis of SyGuS-Comp 15
Results and Analysis of SyGuS-Comp Rajeev Alur Dana Fisman University of Pennsylvania Rishabh Singh Microsoft Research Armando Solar-Lezama Massachusetts Institute of Technology Syntax-Guided Synthesis
More informationEvaluating the SMT-LIB repository as a benchmark source for software verification
Erasusmus Mundus Summer School 30th June 2015 Evaluating the SMT-LIB repository as a benchmark source for software verification Andrew Healy, MSc Computer Science (by Research) Maynooth University, Ireland
More informationExtended Abstract: Combining a Logical Framework with an RUP Checker for SMT Proofs
Extended Abstract: Combining a Logical Framework with an RUP Checker for SMT Proofs Duckki Oe and Aaron Stump Computer Science The University of Iowa Abstract We describe work in progress on a new approach,
More information