On-line Algorithms for Complex Number Arithmetic

Size: px
Start display at page:

Download "On-line Algorithms for Complex Number Arithmetic"

Transcription

1 Online Algorithms for Complex Number Arithmetic Robert McIlhenny Computer Science epartment University of California Los Angeles, CA 94 Miloš Ercegovac Abstract A class of online algorithms for complex number arithmetic is presented These algorithms adopt a redundant complex number system (RCNS to represent complex numbers as a single number Such a scheme simplifies the specification of the design, and has the additionaleffect that singleprecision complex arithmetic can be easily reconfigured for doubleprecision real arithmetic We present cost delay comparisons with the more conventional approach to show a significant improvement, demonstrating that the presented algorithms are attractive for VLSI systems demanding complex number operations Introduction Algorithms for various online operations have been developed, analyzed, and implemented in actual arithmetic units over the past two decades These include algorithms for various arithmetic operations, such as addition [5], multiplication [], and division [] A design methodology is presented in [6], and a tutorial overview is given in [5] These algorithms assume operations in real number systems However, complex number computations also have imporantant roles in various signal processing and scientific applications such as complex orthogonal transformations, convolutions, correlations, and filtering [4] Recent papers have demonstrated the emergence of online algorithms for complex number arithmetic In [7], the computability of complex addition by an online finite state automaton is demonstrated In [9], various online operators for complex arithmetic assuming radix and a borrowsave encoding of the digits are presented In this paper, algorithms for various complex number operations are presented, assuming a redundant complex number system (RCNS, which is presented next Redundant Complex Number System A RCNS, as proposed in [], is a radix( system, in which digits are in the set, where and This allows a unified representation of the real and imaginary components Redundancy is essential in online operations, since in conventional number systems, the most significant digits of the result cannot be determined until all operand digits have been inputed and any carries have been allowed to propagate fully Redundancy is achieved by using a signeddigit number representation [3] The redundancy factor in a RCNS is: A RCNS with,, and hence 3 is adopted, since, for multiplication, producing vector multiples and is merely a matter of left shifting the vector appropriately This has an advantage over the digit set where 3, which has to consider multiples 3 and 3, and has to incorporate an extra addition stage to add and The actual representation of digits will be done using an extension of borrowsave encoding [] Using this encoding, the value of a digit = is: Conversion from a signmagnitude representation consisting of a sign bit and two binary digits: ( to a radix(j digit of weight using borrowsave encoding: has to consider four cases of : Case : mod 4= (Real, positive weight Case : mod 4= (Imaginary, negative weight

2 Case 3: mod 4= (Real, negative weight a b c a b c Case 4: mod 4=3 (Imaginary, positive weight Assuming fractional operands, the value of a number, is: Alternatively, can be considered! as having radix (4 real and imaginary components, and, respectively, where: # $! % 4 3 # $& % 4 4 and! 3 Basic operations The basic operations for complex online algorithms include ( complex addition; ( complex vector by digit multiplication; and (3 shifting by j, which will be described next + PPM d e d=ab+ c (a+b e=a + b + c (a d e d=ab+ c (a+b e=a + b + c (b Figure (a PPM adder cell; (b adder cell z z k k x k + + x k 3 Complex Addition A radix (j online adder can be constructed as a modification of the radix online adder presented in [8] consisting of PPM and adder cells The details of the adder cells are shown in Figure, and the radix online adder is shown in Modifying the design for radix (j consists of: ( considering two bit slices, ( complementing the carryout, and (3 introducing extra delay registers due to the interleaving of real and imaginary digits The complex online adder with an online delay ', is shown in Figure 3 3 Complex Vector by igit Multiplication *+,+ 33 Shifting by j Figure Radix Online Adder if if if if if 5 Vector by digit multiplication for radix (j is defined such that, given input vector, where each digit and digit, then to compute (, where (, each output digit has the following functionality: Shifting a vector (multiplying ( by j for radix (j is defined such that to compute (, for each digit of, : 6

3 , x + k, y + k, x k,, z z + z z + k, k, k, k, x + k, y + k, x k, Figure 3 Complex Online Adder 4 Complex Online Algorithms In this section, online algorithms for complex number arithmetic are presented, along with their online delay The online delay of an operation is defined as the number ' such digits of an that the th result digit is produced after ' input are available The algorithms consider inputs and (, and output, where 7 In online form, ( 8 9 Operations that are considered include multiplication: ( ( and division, which are presented next 4 Complex Online Multiplication ( We want to compute At the th step: : 3 ; < = 3 ; < > 9? > < define the A th residual ( Then the residual recurrence is: B 3 4 C E FG 99? >B : 3 ; < = 3 ; < > 9? > 6 < > The algorithm for complex online multiplication is shown below: Algorithm COLMUL Step [Initialization] H I ;J I ; Step [Recurrence] for K I L M M M LN do: H 3 I O P Q RSTT U VH 3 6 W TX 3 Y 3 ; < W J 3 6 Z 3 ; < V T U 6 < V [ 3 I \] STT U VH 3 6 W TX 3 Y 3 ; < W J 3 6 Z 3 ; < V T U V 6 < V The implementation consists of appropriate registers to store and and digits and, vectorbydigit multipliers for computing and, and a borrowsave adder to add,, and A The design is shown in Figure 4 The cost and delay of each module for general ^ digit precision is shown in Table x k Reg X Reg Y / / / / / / Vector igit Vector igit z k_ BorrowSave Adder Reg W ( / ( / / Figure 4 Complex Online Multiplier

4 Module Cost elay equiv gates Reg 6^ 5 `a b c `d e e Vector igit ^ `f g a h 4i j BS Adder 4^ 8 6`a b c Table Parameters of Modules Reg Z Vector igit Reg Y Vector igit 4 Complex Online ivision We want to compute ( At the th step: X 3 k J 3 I X 3 6 k J 3 6 W Z 3 ; < T U V < l m 3 6 Y 3 ; < T U V < Letting n be the scaled partial quotient at step : n Then: o p > 9? >3 8 = 3 ; < 9? > 6 < q 3 6 : 3 9? > 6 < Letting be the th computed quotient digit, then the th residual is: A n ( The residual recurrence is: B 3 4 9? > 9 B 3 6 q r 3 6 > 8 9= 3 ; < q 3 6 : 3 ; < > 9? > 6 < The algorithm for complex online division is shown below: Algorithm COLIV Step [Initialization] [ m I ; I H ; I X ; Step [Recurrence] fork I L M M M LN do: H 3 I T U V T H 3 6 l [ 3 6 J 3 6 V W TZ 3 ; < l m 3 6 Y 3 ; < V T U V 6 < [ 3 I s t u T H v 3 V where the selection functionw x y v A is computed according to a lookup table that takes a digit (8bit truncated value of A and returns the appropriate quotient digit / The implementation consists of appropriate registers to store A,, and ( and digits, and, vectorbydigit multipliers for computing and (, a borrowsave adder to add, (, and A, and a lookup table to compute The design is shown in Figure 5 5 Evaluation x k BorrowSave Adder Reg W SEL Figure 5 Complex Online ivider The proposed designs (Prop were compared to the conventional (Conv approach consisting of a network of real online operators In the conventional approach, the real and imaginary components are computed according to the equa tions in Table, assuming z {, }, and ( ~ (, where = op The implementations were mapped onto Altera K FPGA s [] and measured for cost in terms of the number of logic cells, and critical delay, as shown in Table 3, assuming a total precision of 8 digits (4 for the real component, 4 for the imaginary component For multiplication, two conventional approaches were considered, including the standard fourmultiplications and two additions (4MA approach, and the threemultiplications and five additions (3M5A approach presented in [] For division, four real online multipliers, two real online dividers, two square units, and three real online adders were used Op ~ Result Mul { } z } { } } z { } { } iv ƒ ƒ (4MA (3M5A Table Conventional Complex Equations

5 Op Cost ' Total elay (ns Mul Prop MA 8 4 3M5A iv Prop Conv Table 3 Comparison of Approaches for precision ^ 8 6 Conclusion Online algorithms were presented for complex number arithmetic using a redundant complex number system (RCNS to represent complex numbers as a single number Implementations were compared to a network of real online adders, to demonstrate a significant reduction in cost and in delay Such algorithms can be further developed for other operations such as complex squareroot, complex square, and composite algorithms can be designed for actual applications involving complex numbers, such as the Fast Fourier Transform (FFT, recursive digit filters, and various other applications [8] A Guyot, B Hochet, and JM Muller JANUS, an online multiplier/divider for manipulating large numbers 9th IEEE Symposium on Computer Arithmetic, pages 6, September 989 [9] A Nielsen Number systems and digit serial arithmetic (Ph dissertation ept of Mathematics and Computer Science, Odense University, enmark, 996 [] A Nielsen and JM Muller Borrowsave adders for real and complex number systems nd conference on real numbers and computers, April 996 [] K Trivedi and M Ercegovac Online algorithms for division and multiplication IEEE Transactions on Computers, C 6:68 687, July 977 [] B Wei, H u, and H Chen A complexnumber multiplier using radix4 digits Proceedings of the th Symposium on Computer Arithmetic, pages 84 9, 995 Acknowledgments This research has been supported in part by the MICRO Grant 9837 Reconfigurable Hardware for Numerically Intensive Computations, Raytheon Systems Company and Xilinx References [] AlteraCorporation Altera Max+Plus II Manual San Jose, CA, 996 [] T Aoki, Y Ohi, and T Higuchi Redundant complex number arithmetic for highspeed signal processing IEEE Workshop on VLSI Signal Processing, pages 53 53, October 995 [3] A Avizienis Signed digit number representations for fast parallel arithmetic IRE Transactions on Electronic Computers, EC:389 4, 96 [4] B Barazesh, J Michalina, and A Picco A VLSI signal processor with complex arithmetic capability IEEE Transactions on Circuits and Systems, 35(5:495 55, May 988 [5] M Ercegovac Online arithmetic: an overview Real Time Signal Processing VII, SPIE495, pages 86 93, 984 [6] M Ercegovac and T Lang Online arithmetic: a design methodology and applications 988 IEEE Workshop on VLSI Signal Processing, pages 5 63 [7] C Frougny Parallel and online addition in negative base and some complex number systems EuroPar 96 Parallel Processing, :75 8, 996

On the Design of an On-line Complex Matrix Inversion Unit

On the Design of an On-line Complex Matrix Inversion Unit On the esign of an On-line Complex Matrix Inversion Unit Robert McIlhenny Computer Science epartment California State University, Northridge Northridge, CA 91330 rmcilhen@csun.edu Miloš. Ercegovac Computer

More information

DIGITAL ARITHMETIC. Miloš D. Ercegovac Computer Science Department University of California Los Angeles and

DIGITAL ARITHMETIC. Miloš D. Ercegovac Computer Science Department University of California Los Angeles and 1 DIGITAL ARITHMETIC Miloš D. Ercegovac Computer Science Department University of California Los Angeles and Tomás Lang Department of Electrical and Computer Engineering University of California at Irvine

More information

On the Implementation of a Three-operand Multiplier

On the Implementation of a Three-operand Multiplier On the Implementation of a Three-operand Multiplier Robert McIlhenny rmcilhen@cs.ucla.edu Computer Science Department University of California Los Angeles, CA 9002 Miloš D. Ercegovac milos@cs.ucla.edu

More information

High Speed Radix 8 CORDIC Processor

High Speed Radix 8 CORDIC Processor High Speed Radix 8 CORDIC Processor Smt. J.M.Rudagi 1, Dr. Smt. S.S ubbaraman 2 1 Associate Professor, K.L.E CET, Chikodi, karnataka, India. 2 Professor, W C E Sangli, Maharashtra. 1 js_itti@yahoo.co.in

More information

DIGITAL ARITHMETIC Miloš D. Ercegovac and Tomás Lang Morgan Kaufmann Publishers, an imprint of Elsevier Science, c 2004 COMMENTS AND ERRATA

DIGITAL ARITHMETIC Miloš D. Ercegovac and Tomás Lang Morgan Kaufmann Publishers, an imprint of Elsevier Science, c 2004 COMMENTS AND ERRATA 1 DIGITAL ARITHMETIC Miloš D. Ercegovac and Tomás Lang Morgan Kaufmann Publishers, an imprint of Elsevier Science, c 2004 COMMENTS AND ERRATA Updated: March 14, 2005 Chapter 1 page 36, line 14 and 16:

More information

Carry-Free Radix-2 Subtractive Division Algorithm and Implementation of the Divider

Carry-Free Radix-2 Subtractive Division Algorithm and Implementation of the Divider Tamkang Journal of Science and Engineering, Vol. 3, No., pp. 29-255 (2000) 29 Carry-Free Radix-2 Subtractive Division Algorithm and Implementation of the Divider Jen-Shiun Chiang, Hung-Da Chung and Min-Show

More information

Design of a complex divider

Design of a complex divider Design of a complex divider Miloš D. Ercegovac a and Jean-Michel Muller b a Computer Science Department, University of California, Los Angeles, California, U.S.A.; b CNRS-Laboratoire CNRS-ENSL-INRIA-UCBL

More information

ENERGY-EFFICIENT VLSI REALIZATION OF BINARY64 DIVISION WITH REDUNDANT NUMBER SYSTEMS 1 AVANIGADDA. NAGA SANDHYA RANI

ENERGY-EFFICIENT VLSI REALIZATION OF BINARY64 DIVISION WITH REDUNDANT NUMBER SYSTEMS 1 AVANIGADDA. NAGA SANDHYA RANI ENERGY-EFFICIENT VLSI REALIZATION OF BINARY64 DIVISION WITH REDUNDANT NUMBER SYSTEMS 1 AVANIGADDA. NAGA SANDHYA RANI 2 BALA KRISHNA.KONDA M.Tech, Assistant Professor 1,2 Eluru College Of Engineering And

More information

A Review of Various Adders for Fast ALU

A Review of Various Adders for Fast ALU 58 JEST-M, Vol 3, Issue 2, July-214 A Review of Various Adders for Fast ALU 1Assistnat Profrssor Department of Electronics and Communication, Chandigarh University 2Assistnat Profrssor Department of Electronics

More information

International Journal of Engineering and Techniques - Volume 4 Issue 2, April-2018

International Journal of Engineering and Techniques - Volume 4 Issue 2, April-2018 RESEARCH ARTICLE DESIGN AND ANALYSIS OF RADIX-16 BOOTH PARTIAL PRODUCT GENERATOR FOR 64-BIT BINARY MULTIPLIERS K.Deepthi 1, Dr.T.Lalith Kumar 2 OPEN ACCESS 1 PG Scholar,Dept. Of ECE,Annamacharya Institute

More information

On-line multiplication in real and complex base

On-line multiplication in real and complex base On-line multiplication in real complex base Christiane Frougny LIAFA, CNRS UMR 7089 2 place Jussieu, 75251 Paris Cedex 05, France Université Paris 8 Christiane.Frougny@liafa.jussieu.fr Athasit Surarerks

More information

A Binary Floating-Point Adder with the Signed-Digit Number Arithmetic

A Binary Floating-Point Adder with the Signed-Digit Number Arithmetic Proceedings of the 2007 WSEAS International Conference on Computer Engineering and Applications, Gold Coast, Australia, January 17-19, 2007 528 A Binary Floating-Point Adder with the Signed-Digit Number

More information

On-line multiplication in real and complex base

On-line multiplication in real and complex base ) On-line multiplication in real complex base Christiane Frougny LIAFA, CNS UM 708 2 place Jussieu, 75251 Paris Cedex 05, France Université Paris 8 ChristianeFrougny@liafajussieufr Athasit Surarerks Computer

More information

Number System. Introduction. Decimal Numbers

Number System. Introduction. Decimal Numbers Number System Introduction Number systems provide the basis for all operations in information processing systems. In a number system the information is divided into a group of symbols; for example, 26

More information

Simulation Results Analysis Of Basic And Modified RBSD Adder Circuits 1 Sobina Gujral, 2 Robina Gujral Bagga

Simulation Results Analysis Of Basic And Modified RBSD Adder Circuits 1 Sobina Gujral, 2 Robina Gujral Bagga Simulation Results Analysis Of Basic And Modified RBSD Adder Circuits 1 Sobina Gujral, 2 Robina Gujral Bagga 1 Assistant Professor Department of Electronics and Communication, Chandigarh University, India

More information

A High-Speed FPGA Implementation of an RSD- Based ECC Processor

A High-Speed FPGA Implementation of an RSD- Based ECC Processor A High-Speed FPGA Implementation of an RSD- Based ECC Processor Abstract: In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed

More information

On Designs of Radix Converters Using Arithmetic Decompositions

On Designs of Radix Converters Using Arithmetic Decompositions On Designs of Radix Converters Using Arithmetic Decompositions Yukihiro Iguchi 1 Tsutomu Sasao Munehiro Matsuura 1 Dept. of Computer Science, Meiji University, Kawasaki 1-51, Japan Dept. of Computer Science

More information

Floating Point Square Root under HUB Format

Floating Point Square Root under HUB Format Floating Point Square Root under HUB Format Julio Villalba-Moreno Dept. of Computer Architecture University of Malaga Malaga, SPAIN jvillalba@uma.es Javier Hormigo Dept. of Computer Architecture University

More information

Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs

Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs Xin Fang and Miriam Leeser Dept of Electrical and Computer Eng Northeastern University Boston, Massachusetts 02115

More information

Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs

Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs Presented by Xin Fang Advisor: Professor Miriam Leeser ECE Department Northeastern University 1 Outline Background

More information

A Scalable Architecture for Montgomery Multiplication

A Scalable Architecture for Montgomery Multiplication A Scalable Architecture for Montgomery Multiplication Alexandre F. Tenca and Çetin K. Koç Electrical & Computer Engineering Oregon State University, Corvallis, Oregon 97331 {tenca,koc}@ece.orst.edu Abstract.

More information

Reducing Computational Time using Radix-4 in 2 s Complement Rectangular Multipliers

Reducing Computational Time using Radix-4 in 2 s Complement Rectangular Multipliers Reducing Computational Time using Radix-4 in 2 s Complement Rectangular Multipliers Y. Latha Post Graduate Scholar, Indur institute of Engineering & Technology, Siddipet K.Padmavathi Associate. Professor,

More information

Advanced Computer Architecture-CS501

Advanced Computer Architecture-CS501 Advanced Computer Architecture Lecture No. 34 Reading Material Vincent P. Heuring & Harry F. Jordan Chapter 6 Computer Systems Design and Architecture 6.1, 6.2 Summary Introduction to ALSU Radix Conversion

More information

On-Line Error Detecting Constant Delay Adder

On-Line Error Detecting Constant Delay Adder On-Line Error Detecting Constant Delay Adder Whitney J. Townsend and Jacob A. Abraham Computer Engineering Research Center The University of Texas at Austin whitney and jaa @cerc.utexas.edu Parag K. Lala

More information

Sum to Modified Booth Recoding Techniques For Efficient Design of the Fused Add-Multiply Operator

Sum to Modified Booth Recoding Techniques For Efficient Design of the Fused Add-Multiply Operator Sum to Modified Booth Recoding Techniques For Efficient Design of the Fused Add-Multiply Operator D.S. Vanaja 1, S. Sandeep 2 1 M. Tech scholar in VLSI System Design, Department of ECE, Sri VenkatesaPerumal

More information

A Floating Point Divider Performing IEEE Rounding and Quotient Conversion in Parallel

A Floating Point Divider Performing IEEE Rounding and Quotient Conversion in Parallel A Floating Point Divider Performing IEEE Rounding and Quotient Conversion in Parallel Woo-Chan Park 1, Tack-Don Han 2, and Sung-Bong Yang 2 1 Department of Internet Engineering, Sejong University, Seoul

More information

Paper ID # IC In the last decade many research have been carried

Paper ID # IC In the last decade many research have been carried A New VLSI Architecture of Efficient Radix based Modified Booth Multiplier with Reduced Complexity In the last decade many research have been carried KARTHICK.Kout 1, MR. to reduce S. BHARATH the computation

More information

Design and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems.

Design and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems. Design and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems. K. Ram Prakash 1, A.V.Sanju 2 1 Professor, 2 PG scholar, Department of Electronics

More information

Efficient Radix-10 Multiplication Using BCD Codes

Efficient Radix-10 Multiplication Using BCD Codes Efficient Radix-10 Multiplication Using BCD Codes P.Ranjith Kumar Reddy M.Tech VLSI, Department of ECE, CMR Institute of Technology. P.Navitha Assistant Professor, Department of ECE, CMR Institute of Technology.

More information

A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications

A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications Metin Mete Özbilen 1 and Mustafa Gök 2 1 Mersin University, Engineering Faculty, Department of Computer Science,

More information

Available online at ScienceDirect. Procedia Technology 24 (2016 )

Available online at   ScienceDirect. Procedia Technology 24 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 24 (2016 ) 1120 1126 International Conference on Emerging Trends in Engineering, Science and Technology (ICETEST - 2015) FPGA

More information

Abstract. Literature Survey. Introduction. A.Radix-2/8 FFT algorithm for length qx2 m DFTs

Abstract. Literature Survey. Introduction. A.Radix-2/8 FFT algorithm for length qx2 m DFTs Implementation of Split Radix algorithm for length 6 m DFT using VLSI J.Nancy, PG Scholar,PSNA College of Engineering and Technology; S.Bharath,Assistant Professor,PSNA College of Engineering and Technology;J.Wilson,Assistant

More information

EE878 Special Topics in VLSI. Computer Arithmetic for Digital Signal Processing

EE878 Special Topics in VLSI. Computer Arithmetic for Digital Signal Processing EE878 Special Topics in VLSI Computer Arithmetic for Digital Signal Processing Part 7c Fast Division - III Spring 2017 Koren Part.7c.1 Speeding Up the Division Process Unlike multiplication - steps of

More information

II. MOTIVATION AND IMPLEMENTATION

II. MOTIVATION AND IMPLEMENTATION An Efficient Design of Modified Booth Recoder for Fused Add-Multiply operator Dhanalakshmi.G Applied Electronics PSN College of Engineering and Technology Tirunelveli dhanamgovind20@gmail.com Prof.V.Gopi

More information

Arithmetic Processing

Arithmetic Processing CS/EE 5830/6830 VLSI ARCHITECTURE Chapter 1 Basic Number Representations and Arithmetic Algorithms Arithmetic Processing AP = (operands, operation, results, conditions, singularities) Operands are: Set

More information

Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications

Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications , Vol 7(4S), 34 39, April 204 ISSN (Print): 0974-6846 ISSN (Online) : 0974-5645 Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications B. Vignesh *, K. P. Sridhar

More information

Efficient Double-Precision Cosine Generation

Efficient Double-Precision Cosine Generation Efficient Double-Precision Cosine Generation Derek Nowrouzezahrai Brian Decker William Bishop dnowrouz@uwaterloo.ca bjdecker@uwaterloo.ca wdbishop@uwaterloo.ca Department of Electrical and Computer Engineering

More information

Optimized Design and Implementation of a 16-bit Iterative Logarithmic Multiplier

Optimized Design and Implementation of a 16-bit Iterative Logarithmic Multiplier Optimized Design and Implementation a 16-bit Iterative Logarithmic Multiplier Laxmi Kosta 1, Jaspreet Hora 2, Rupa Tomaskar 3 1 Lecturer, Department Electronic & Telecommunication Engineering, RGCER, Nagpur,India,

More information

JOURNAL OF INTERNATIONAL ACADEMIC RESEARCH FOR MULTIDISCIPLINARY Impact Factor 1.393, ISSN: , Volume 2, Issue 7, August 2014

JOURNAL OF INTERNATIONAL ACADEMIC RESEARCH FOR MULTIDISCIPLINARY Impact Factor 1.393, ISSN: , Volume 2, Issue 7, August 2014 DESIGN OF HIGH SPEED BOOTH ENCODED MULTIPLIER PRAVEENA KAKARLA* *Assistant Professor, Dept. of ECONE, Sree Vidyanikethan Engineering College, A.P., India ABSTRACT This paper presents the design and implementation

More information

FPGA IMPLEMENTATION OF EFFCIENT MODIFIED BOOTH ENCODER MULTIPLIER FOR SIGNED AND UNSIGNED NUMBERS

FPGA IMPLEMENTATION OF EFFCIENT MODIFIED BOOTH ENCODER MULTIPLIER FOR SIGNED AND UNSIGNED NUMBERS FPGA IMPLEMENTATION OF EFFCIENT MODIFIED BOOTH ENCODER MULTIPLIER FOR SIGNED AND UNSIGNED NUMBERS NUNAVATH.VENNELA (1), A.VIKAS (2) P.G.Scholor (VLSI SYSTEM DESIGN),TKR COLLEGE OF ENGINEERING (1) M.TECHASSISTANT

More information

Design of a complex divider

Design of a complex divider Design of a complex divider Miloš D. Ercegovac a and Jean-Michel Muller b a Computer Science Department, University of California, Los Angeles, California, U.S.A.; b CNRS-Laboratoire CNRS-ENSL-INRIA-UCBL

More information

Design a floating-point fused add-subtract unit using verilog

Design a floating-point fused add-subtract unit using verilog Available online at www.scholarsresearchlibrary.com Archives of Applied Science Research, 2013, 5 (3):278-282 (http://scholarsresearchlibrary.com/archive.html) ISSN 0975-508X CODEN (USA) AASRC9 Design

More information

Partial product generation. Multiplication. TSTE18 Digital Arithmetic. Seminar 4. Multiplication. yj2 j = xi2 i M

Partial product generation. Multiplication. TSTE18 Digital Arithmetic. Seminar 4. Multiplication. yj2 j = xi2 i M TSTE8 igital Arithmetic Seminar 4 Oscar Gustafsson Multiplication Multiplication can typically be separated into three sub-problems Generating partial products Adding the partial products using a redundant

More information

32-bit Signed and Unsigned Advanced Modified Booth Multiplication using Radix-4 Encoding Algorithm

32-bit Signed and Unsigned Advanced Modified Booth Multiplication using Radix-4 Encoding Algorithm 2016 IJSRSET Volume 2 Issue 3 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology 32-bit Signed and Unsigned Advanced Modified Booth Multiplication using Radix-4 Encoding

More information

High Speed Special Function Unit for Graphics Processing Unit

High Speed Special Function Unit for Graphics Processing Unit High Speed Special Function Unit for Graphics Processing Unit Abd-Elrahman G. Qoutb 1, Abdullah M. El-Gunidy 1, Mohammed F. Tolba 1, and Magdy A. El-Moursy 2 1 Electrical Engineering Department, Fayoum

More information

VHDL implementation of 32-bit floating point unit (FPU)

VHDL implementation of 32-bit floating point unit (FPU) VHDL implementation of 32-bit floating point unit (FPU) Nikhil Arora Govindam Sharma Sachin Kumar M.Tech student M.Tech student M.Tech student YMCA, Faridabad YMCA, Faridabad YMCA, Faridabad Abstract The

More information

A Novel Carry-look ahead approach to an Unified BCD and Binary Adder/Subtractor

A Novel Carry-look ahead approach to an Unified BCD and Binary Adder/Subtractor A Novel Carry-look ahead approach to an Unified BCD and Binary Adder/Subtractor Abstract Increasing prominence of commercial, financial and internet-based applications, which process decimal data, there

More information

A novel technique for fast multiplication

A novel technique for fast multiplication INT. J. ELECTRONICS, 1999, VOL. 86, NO. 1, 67± 77 A novel technique for fast multiplication SADIQ M. SAIT², AAMIR A. FAROOQUI GERHARD F. BECKHOFF and In this paper we present the design of a new high-speed

More information

Implementation of IEEE754 Floating Point Multiplier

Implementation of IEEE754 Floating Point Multiplier Implementation of IEEE754 Floating Point Multiplier A Kumutha 1 Shobha. P 2 1 MVJ College of Engineering, Near ITPB, Channasandra, Bangalore-67. 2 MVJ College of Engineering, Near ITPB, Channasandra, Bangalore-67.

More information

Real Digital Problem Set #6

Real Digital Problem Set #6 Real igital Problem et #6. (2 points) ketch a block diagram for a magnitude comparator bit-slice circuit. Create K-maps to define the bit-slice circuit, and use them to find optimal logic equations. ketch

More information

CPE300: Digital System Architecture and Design

CPE300: Digital System Architecture and Design CPE300: Digital System Architecture and Design Fall 2011 MW 17:30-18:45 CBC C316 Arithmetic Unit 10122011 http://www.egr.unlv.edu/~b1morris/cpe300/ 2 Outline Recap Fixed Point Arithmetic Addition/Subtraction

More information

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer Arithmetic ECE 666 Part 1 Introduction Israel Koren ECE666/Koren Part.1.1 Prerequisites and textbook Prerequisites:

More information

Implementation of FFT Processor using Urdhva Tiryakbhyam Sutra of Vedic Mathematics

Implementation of FFT Processor using Urdhva Tiryakbhyam Sutra of Vedic Mathematics Implementation of FFT Processor using Urdhva Tiryakbhyam Sutra of Vedic Mathematics Yojana Jadhav 1, A.P. Hatkar 2 PG Student [VLSI & Embedded system], Dept. of ECE, S.V.I.T Engineering College, Chincholi,

More information

A Library of Parameterized Floating-point Modules and Their Use

A Library of Parameterized Floating-point Modules and Their Use A Library of Parameterized Floating-point Modules and Their Use Pavle Belanović and Miriam Leeser Department of Electrical and Computer Engineering Northeastern University Boston, MA, 02115, USA {pbelanov,mel}@ece.neu.edu

More information

High Performance Architecture for Reciprocal Function Evaluation on Virtex II FPGA

High Performance Architecture for Reciprocal Function Evaluation on Virtex II FPGA EurAsia-ICT 00, Shiraz-Iran, 9-31 Oct. High Performance Architecture for Reciprocal Function Evaluation on Virtex II FPGA M. Anane, H. Bessalah and N. Anane Centre de Développement des Technologies Avancées

More information

DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS

DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS Ms. Priti S. Kapse 1, Dr. S. L. Haridas 2 1 Student, M. Tech. Department of Electronics, VLSI, GHRACET, Nagpur, (India) 2 H.O.D. of Electronics and

More information

FPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST

FPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST FPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST SAKTHIVEL Assistant Professor, Department of ECE, Coimbatore Institute of Engineering and Technology Abstract- FPGA is

More information

Lecture 2: Number Systems

Lecture 2: Number Systems Lecture 2: Number Systems Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Prof. Russell Tessier of University of Massachusetts Aby George of Wayne State University Contents

More information

Stratix II vs. Virtex-4 Performance Comparison

Stratix II vs. Virtex-4 Performance Comparison White Paper Stratix II vs. Virtex-4 Performance Comparison Altera Stratix II devices use a new and innovative logic structure called the adaptive logic module () to make Stratix II devices the industry

More information

A Radix-10 SRT Divider Based on Alternative BCD Codings

A Radix-10 SRT Divider Based on Alternative BCD Codings A Radix-10 SRT Divider Based on Alternative BCD Codings Alvaro Vázquez, Elisardo Antelo University of Santiago de Compostela Dept. of Electronic and Computer Science 782 Santiago de Compostela, Spain alvaro@dec.usc.es,

More information

High Throughput Radix-D Multiplication Using BCD

High Throughput Radix-D Multiplication Using BCD High Throughput Radix-D Multiplication Using BCD Y.Raj Kumar PG Scholar, VLSI&ES, Dept of ECE, Vidya Bharathi Institute of Technology, Janagaon, Warangal, Telangana. Dharavath Jagan, M.Tech Associate Professor,

More information

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS MS. PRITI S. KAPSE 1, DR.

More information

A Modified Radix2, Radix4 Algorithms and Modified Adder for Parallel Multiplication

A Modified Radix2, Radix4 Algorithms and Modified Adder for Parallel Multiplication International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 90-95 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) A Modified Radix2, Radix4 Algorithms and

More information

HIGH SPEED SINGLE PRECISION FLOATING POINT UNIT IMPLEMENTATION USING VERILOG

HIGH SPEED SINGLE PRECISION FLOATING POINT UNIT IMPLEMENTATION USING VERILOG HIGH SPEED SINGLE PRECISION FLOATING POINT UNIT IMPLEMENTATION USING VERILOG 1 C.RAMI REDDY, 2 O.HOMA KESAV, 3 A.MAHESWARA REDDY 1 PG Scholar, Dept of ECE, AITS, Kadapa, AP-INDIA. 2 Asst Prof, Dept of

More information

OPTIMIZING THE POWER USING FUSED ADD MULTIPLIER

OPTIMIZING THE POWER USING FUSED ADD MULTIPLIER Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 11, November 2014,

More information

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering An Efficient Implementation of Double Precision Floating Point Multiplier Using Booth Algorithm Pallavi Ramteke 1, Dr. N. N. Mhala 2, Prof. P. R. Lakhe M.Tech [IV Sem], Dept. of Comm. Engg., S.D.C.E, [Selukate],

More information

Number Systems and Computer Arithmetic

Number Systems and Computer Arithmetic Number Systems and Computer Arithmetic Counting to four billion two fingers at a time What do all those bits mean now? bits (011011011100010...01) instruction R-format I-format... integer data number text

More information

Divide: Paper & Pencil

Divide: Paper & Pencil Divide: Paper & Pencil 1001 Quotient Divisor 1000 1001010 Dividend -1000 10 101 1010 1000 10 Remainder See how big a number can be subtracted, creating quotient bit on each step Binary => 1 * divisor or

More information

CHW 261: Logic Design

CHW 261: Logic Design CHW 261: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed14 http://bu.edu.eg/staff/ahmedshalaby14# Slide 1 Slide 2 Slide 3 Digital Fundamentals CHAPTER

More information

Fast Evaluation of the Square Root and Other Nonlinear Functions in FPGA

Fast Evaluation of the Square Root and Other Nonlinear Functions in FPGA Edith Cowan University Research Online ECU Publications Pre. 20 2008 Fast Evaluation of the Square Root and Other Nonlinear Functions in FPGA Stefan Lachowicz Edith Cowan University Hans-Joerg Pfleiderer

More information

I. Introduction. India; 2 Assistant Professor, Department of Electronics & Communication Engineering, SRIT, Jabalpur (M.P.

I. Introduction. India; 2 Assistant Professor, Department of Electronics & Communication Engineering, SRIT, Jabalpur (M.P. A Decimal / Binary Multi-operand Adder using a Fast Binary to Decimal Converter-A Review Ruchi Bhatt, Divyanshu Rao, Ravi Mohan 1 M. Tech Scholar, Department of Electronics & Communication Engineering,

More information

COMPUTER ARCHITECTURE AND ORGANIZATION. Operation Add Magnitudes Subtract Magnitudes (+A) + ( B) + (A B) (B A) + (A B)

COMPUTER ARCHITECTURE AND ORGANIZATION. Operation Add Magnitudes Subtract Magnitudes (+A) + ( B) + (A B) (B A) + (A B) Computer Arithmetic Data is manipulated by using the arithmetic instructions in digital computers. Data is manipulated to produce results necessary to give solution for the computation problems. The Addition,

More information

HIGH PERFORMANCE QUATERNARY ARITHMETIC LOGIC UNIT ON PROGRAMMABLE LOGIC DEVICE

HIGH PERFORMANCE QUATERNARY ARITHMETIC LOGIC UNIT ON PROGRAMMABLE LOGIC DEVICE International Journal of Advances in Applied Science and Engineering (IJAEAS) ISSN (P): 2348-1811; ISSN (E): 2348-182X Vol. 2, Issue 1, Feb 2015, 01-07 IIST HIGH PERFORMANCE QUATERNARY ARITHMETIC LOGIC

More information

IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers

IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers International Journal of Research in Computer Science ISSN 2249-8257 Volume 1 Issue 1 (2011) pp. 1-7 White Globe Publications www.ijorcs.org IEEE-754 compliant Algorithms for Fast Multiplication of Double

More information

CPS 104 Computer Organization and Programming

CPS 104 Computer Organization and Programming CPS 104 Computer Organization and Programming Lecture 9: Integer Arithmetic. Robert Wagner CPS104 IMD.1 RW Fall 2000 Overview of Today s Lecture: Integer Multiplication and Division. Read Appendix B CPS104

More information

Redundant Data Formats for Faster Floating Point Addition. Abstract

Redundant Data Formats for Faster Floating Point Addition. Abstract Redundant Data Formats for Faster Floating Point Addition Abstract This paper presents an approach that minimizes the latency of a floating point adder by leaving outputs in a redundant form. As long as

More information

Number Systems CHAPTER Positional Number Systems

Number Systems CHAPTER Positional Number Systems CHAPTER 2 Number Systems Inside computers, information is encoded as patterns of bits because it is easy to construct electronic circuits that exhibit the two alternative states, 0 and 1. The meaning of

More information

NORTHEASTERN UNIVERSITY Graduate School of Engineering. Approved for Thesis Requirements of the Master of Science Degree

NORTHEASTERN UNIVERSITY Graduate School of Engineering. Approved for Thesis Requirements of the Master of Science Degree NORTHEASTERN UNIVERSITY Graduate School of Engineering Thesis Title: Variable Precision Floating Point Reciprocal, Division and Square Root for Major FPGA vendors Author: Xin Fang Department: Electrical

More information

High Performance and Area Efficient DSP Architecture using Dadda Multiplier

High Performance and Area Efficient DSP Architecture using Dadda Multiplier 2017 IJSRST Volume 3 Issue 6 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology High Performance and Area Efficient DSP Architecture using Dadda Multiplier V.Kiran Kumar

More information

IJRASET 2015: All Rights are Reserved

IJRASET 2015: All Rights are Reserved Design High Speed Doubles Precision Floating Point Unit Using Verilog V.Venkaiah 1, K.Subramanyam 2, M.Tech Department of Electronics and communication Engineering Audisankara College of Engineering &

More information

Keywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation.

Keywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation. ISSN 2319-8885 Vol.03,Issue.32 October-2014, Pages:6436-6440 www.ijsetr.com Design and Modeling of Arithmetic and Logical Unit with the Platform of VLSI N. AMRUTHA BINDU 1, M. SAILAJA 2 1 Dept of ECE,

More information

Towards an FPGA Architecture Optimized for Public-Key Algorithms

Towards an FPGA Architecture Optimized for Public-Key Algorithms Towards an FPGA Architecture Optimized for Public-Key Algorithms AJ Elbirt *, C Paar ** Cryptography and Information Security Laboratory, Worcester, MA 01609 Electrical and Computer Engineering epartment,

More information

Low-Power Programmable PRPG with Test Compression Capabilities

Low-Power Programmable PRPG with Test Compression Capabilities 1 Low-Power Programmable PRPG with Test Compression Capabilities Abstract: Common binary arithmetic operations such as addition/subtraction and multiplication suffer from O(n) carry propagation delay where

More information

An FPGA based Implementation of Floating-point Multiplier

An FPGA based Implementation of Floating-point Multiplier An FPGA based Implementation of Floating-point Multiplier L. Rajesh, Prashant.V. Joshi and Dr.S.S. Manvi Abstract In this paper we describe the parameterization, implementation and evaluation of floating-point

More information

International Journal of Advanced Research in Computer Science and Software Engineering

International Journal of Advanced Research in Computer Science and Software Engineering ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: Configuring Floating Point Multiplier on Spartan 2E Hardware

More information

REGISTER TRANSFER LANGUAGE

REGISTER TRANSFER LANGUAGE REGISTER TRANSFER LANGUAGE The operations executed on the data stored in the registers are called micro operations. Classifications of micro operations Register transfer micro operations Arithmetic micro

More information

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer Arithmetic ECE 666 Part 2 Unconventional Number Systems Israel Koren ECE666/Koren Part.2.1 Unconventional FixedRadix

More information

Figurel. TEEE-754 double precision floating point format. Keywords- Double precision, Floating point, Multiplier,FPGA,IEEE-754.

Figurel. TEEE-754 double precision floating point format. Keywords- Double precision, Floating point, Multiplier,FPGA,IEEE-754. AN FPGA BASED HIGH SPEED DOUBLE PRECISION FLOATING POINT MULTIPLIER USING VERILOG N.GIRIPRASAD (1), K.MADHAVA RAO (2) VLSI System Design,Tudi Ramireddy Institute of Technology & Sciences (1) Asst.Prof.,

More information

EXPERIMENT NUMBER 11 REGISTERED ALU DESIGN

EXPERIMENT NUMBER 11 REGISTERED ALU DESIGN 11-1 EXPERIMENT NUMBER 11 REGISTERED ALU DESIGN Purpose Extend the design of the basic four bit adder to include other arithmetic and logic functions. References Wakerly: Section 5.1 Materials Required

More information

PROJECT REPORT IMPLEMENTATION OF LOGARITHM COMPUTATION DEVICE AS PART OF VLSI TOOLS COURSE

PROJECT REPORT IMPLEMENTATION OF LOGARITHM COMPUTATION DEVICE AS PART OF VLSI TOOLS COURSE PROJECT REPORT ON IMPLEMENTATION OF LOGARITHM COMPUTATION DEVICE AS PART OF VLSI TOOLS COURSE Project Guide Prof Ravindra Jayanti By Mukund UG3 (ECE) 200630022 Introduction The project was implemented

More information

EE 486 Winter The role of arithmetic. EE 486 : lecture 1, the integers. SIA Roadmap - 2. SIA Roadmap - 1

EE 486 Winter The role of arithmetic. EE 486 : lecture 1, the integers. SIA Roadmap - 2. SIA Roadmap - 1 EE 486 Winter 2-3 The role of arithmetic EE 486 : lecture, the integers M. J. Flynn With increasing circuit density available with sub micron feature sizes, there s a corresponding broader spectrum of

More information

CS6303 COMPUTER ARCHITECTURE LESSION NOTES UNIT II ARITHMETIC OPERATIONS ALU In computing an arithmetic logic unit (ALU) is a digital circuit that performs arithmetic and logical operations. The ALU is

More information

Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation

Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation Abstract: Fast Fourier transform (FFT) coprocessor, having a significant impact on the performance of communication systems,

More information

VARUN AGGARWAL

VARUN AGGARWAL ECE 645 PROJECT SPECIFICATION -------------- Design A Microprocessor Functional Unit Able To Perform Multiplication & Division Professor: Students: KRIS GAJ LUU PHAM VARUN AGGARWAL GMU Mar. 2002 CONTENTS

More information

Week 7: Assignment Solutions

Week 7: Assignment Solutions Week 7: Assignment Solutions 1. In 6-bit 2 s complement representation, when we subtract the decimal number +6 from +3, the result (in binary) will be: a. 111101 b. 000011 c. 100011 d. 111110 Correct answer

More information

Low Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm

Low Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm Low Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm 1 A.Malashri, 2 C.Paramasivam 1 PG Student, Department of Electronics and Communication K S Rangasamy College Of Technology,

More information

Area Efficient, Low Power Array Multiplier for Signed and Unsigned Number. Chapter 3

Area Efficient, Low Power Array Multiplier for Signed and Unsigned Number. Chapter 3 Area Efficient, Low Power Array Multiplier for Signed and Unsigned Number Chapter 3 Area Efficient, Low Power Array Multiplier for Signed and Unsigned Number Chapter 3 3.1 Introduction The various sections

More information

A Decimal Floating Point Arithmetic Unit for Embedded System Applications using VLSI Techniques

A Decimal Floating Point Arithmetic Unit for Embedded System Applications using VLSI Techniques A Decimal Floating Point Arithmetic Unit for Embedded System Applications using VLSI Techniques Rajeshwari Mathapati #1, Shrikant. K.Shirakol *2 # Dept of E&CE, S.D.M. College of Engg. and Tech., Dharwad,

More information

Fused Floating Point Arithmetic Unit for Radix 2 FFT Implementation

Fused Floating Point Arithmetic Unit for Radix 2 FFT Implementation IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 2, Ver. I (Mar. -Apr. 2016), PP 58-65 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Fused Floating Point Arithmetic

More information

MODULO 2 n + 1 MAC UNIT

MODULO 2 n + 1 MAC UNIT Int. J. Elec&Electr.Eng&Telecoms. 2013 Sithara Sha and Shajimon K John, 2013 Research Paper MODULO 2 n + 1 MAC UNIT ISSN 2319 2518 www.ijeetc.com Vol. 2, No. 4, October 2013 2013 IJEETC. All Rights Reserved

More information