Integration of high accurate Clock Synchronization into Ethernet-based Distributed Systems
|
|
- Scarlett Richardson
- 5 years ago
- Views:
Transcription
1 Integration of high accurate Clock Synchronization into Ethernet-based Distributed Systems Martin Horauer, Roland Höller Abstract Emerging networks destined to handle voice, data and Internet Protocol (IP) traffic benefit from a reliable, high accurate distributed time service. In most cases, the end-to-end communication path requires tuning and continuous maintenance to achieve acceptable quality for service integration. Several sources of latency, as they are protocol processing, system transfer rates and frame forwarding mechanisms within a local network communication path are beneath notice or remain undiscovered. Assessing these parameters as well as simultaneous triggering of events and synchronous data acquisition at several nodes is impossible without tight clock synchronization. Recently, micro-segmentation by using switched Ethernet technology has become popular to handle all traffic in enterprize networks. Providing distributed services like clock synchronization for these networks is mandatory. In this paper we discuss several engineering aspects associated with the development of a high-accuracy fault-tolerant external clock synchronization module for distributed systems. The presented solution aims at an unrivaled precision and accuracy in the range below 100ns, while using solely existing communications channels like Fast-Ethernet. It is applicable for packet-oriented data networks, inserts time information into data packets at the interface between the physical layer transceiver and the network controller upon packet transmission and reception respectively. Local time is supplied by a high-resolution rate-adjustable adder-based clock, which also contains hardware support easing interval-based external clock synchronization, like maintaining time and accuracy intervals and interfaces to GPS receivers. Keywords Clock synchronization, Distributed Systems, Global Positioning System (GPS), Universal Time-Coordinated (UTC), Application- Specific Integrated Circuit (ASIC), Adder-based clock, Location-based Services, Voice-over-IP (VoIP), Fast-Ethernet. I. INTRODUCTION A distributed system is a collection of autonomous computers linked together as computer network and supported by software that enables the collection to operate as an integrated facility. They allow the sharing of information and resources over a wide geographic spread and they are usually superior to traditional centralized systems in terms of sharing, cost, growth and autonomy. In contrary there are still some short-comings and weaknesses with existing implementations. Due to the distributed nature, these systems have to cope with unreliable and insecure communications and independent failures. These problems aggravate as soon as the system is operating critical real-time applications such as aerospace systems, life support systems, nuclear power plants, drive-by-wire systems or computer-integrated manufacturing systems. Common to all these applications is the demand for maximum reliability and high performance of the controlling hard and software, since a single failure in these applications can Martin Horauer is with the Technikum Vienna, Höchstädtplatz 3, A-1200 Vienna, Martin.Horauer@technikum-wien.at, and with the Department of Computer Technology, Vienna University of Technology, Gußhausstr , A-1040 Vienna, Roland Höller is with the Technikum Vienna, Höchstädtplatz 3, A-1200 Vienna and with the Department of Industrial Electronics and Material Science, Vienna University of Technology, Gußhausstr , A-1040 Vienna, Roland.Hoeller@tuwien.ac.at, lead to failure of the whole system. In addition to the aforementioned, an increasing number of distributed applications, such as process-control applications, transaction processing applications, or communication protocols rely on autonomous computers that need to cooperate for initiation of actions or recording of events. Therefore causal ordering is often required, a means that can be provided with the help of synchronized clocks so that every computer node has up to a certain precision the same view of time. Synchronizing an ensemble of distributed clocks comes in two flavors: Internal clock synchronization aims to keep the deviation between all clocks bounded, i.e., if C i (t) and C j (t) denote two fault-free clocks within a system, the worst case precision π satisfies C i (t) C j (t) π t t 0. External clock synchronization relates to the problem that clocks are required to follow an external reference like Universal Time Coordinated (UTC), the only legal standard of time. The maximum deviation towards this reference time is called accuracy α, formally C i (t) t α t t 0. Reaching both goals jointly turns out to be a non-trivial problem, since a certain tradeoff seems to be involved, as in [1]. When synchronized clocks are at hand, the performance of a distributed system can be improved by reducing communication traffic, see [10] for some practical uses. In general, for most systems a synchronization tightness in the range of several ms is sufficient, a requirement that can be fulfilled with pure software based clock synchronization mechanisms, see [12]. Other services require their clocks to be synchronized in the range down to several ns. For example the location-based services in near future communications systems depend on tight clock synchronization. In 1997 the U.S. Federal Communications Commission introduced a mandate to enforce all mobile telephone networks to provide mobile locations for emergency services. This mandate requires that cellular, personal communications services and specialized mobile radio service providers deploy a means of automatically locating emergency callers within 125m in 67% of all measurements by October 31, The most promising method, Time Difference of Arrival (TDOA), measures the relative arrival time of the signal from the mobile at three base stations. Precise synchronization of the base stations will be required, since any small synchronization error directly relates to the accuracy of the caller location. Another application that benefits from high accurate synchronization is fault detection and location in power systems. Here tight clock synchronization can be used to provide means for online fault detection and an estimation of the fault location (see [8]). Reliable provision of electrical power is of utmost importance for our daily human life. This, in turn, requires redundant, reliable power system components that can be easily maintained and exchanged, see [11]. Disregard of these criterions can
2 have catastrophic consequences as they were experienced after recent power outages in the US, where a power outage during the months July till August 1996 affected millions of end customers in the south west of the United States and in northern Mexiko. As well as in New-Zealand, where in February 1998 large districts of Auckland experienced a major power outage for several weeks after four central power cables broke down. Further applications and services can benefit from tighter clock synchronization as well (e.g. Quality of Service for Voice over IP systems). Others in computer science, like multimedia or distributed computing, will eventually emerge when this new technology becomes available. With the knowledge and experience gained along with the research project SynUTC i, we are legitimately convinced, that it is possible to provide clock synchronization with a precision and accuracy in the range of several ns to demanding applications solely via the exchange of messages over existing packet oriented networks. Our patent pending architecture yields a tremendous improvement in the order of several magnitudes over existing realizations from ms to ns and will eventually turn out as a new enabling technology. The remainder of this paper is structured as follows: Section 2 gives an overview on the diversity of existing approaches and summarizes all requirements that need to be considered when addressing high accurate clock synchronization. In Section 3 we describe our new architecture and illustrate some implementation related issues. Next we briefly present the required software and render a mechanism to evaluate our implementation. Finally, we point out some future developments that can be based on the presented research. II. CLOCK SYNCHRONIZATION IN DISTRIBUTED SYSTEMS Clock synchronization is presently available for different application domains with varying levels of precision and accuracy. Purely software-based solutions run on commercial off-the-shelf networking hardware, providing precision down to 10ms if implementation related issues are optimized. For the widely used Network Time Protocol a worst-case precision of 20ms was observed under some realistic conditions, see [20]. By adding a small amount of hardware support, the precision can be enhanced to some µs. These hybrid approaches rely on a dedicated clock chip that provides facilities for clock correction and allows to reduce the inherent error made in reading remote clocks. Existing realizations of the MARS, the TTP and the SynUTC project show that a precision and accuracy in the µs range is feasible, see [6], [7] and [18] for details. With the advent of GPS technology, external clock synchronization with an accuracy below 100ns and below became worldwide available. GPS usually exhibits very reliable operation, but has some limitations as well. E.g. every node s GPS receiver needs a roof-top antenna and they are exposed to rather large delays until correct time is provided after power-up or when the i The SynUTC-project received support from the Austrian Science Foundation (FWF) grant P10244-ÖMA, the OeNB Jubiläumsfonds-Projekt 6454, the BMfMV research contract Zl /2-iV/B/9/96, the Gesellschaft für Mikroelektronik (GMe), and the START programme Y41-MAT. It is a cooperative effort of Oregano Systems and the departments of Automation, Computer Technology and Industrial Electronics and Material Science. See for further information. contact to the orbital GPS system becomes degraded. A longterm evaluation of several off-the-shelf GPS timing receivers [4] revealed spurious 1pps omissions and errors due to certain receiver technologies. Furthermore the dependability upon a single system seems questionable for critical real-time implementations. Hence GPS is great when complemented with other technologies, see [1] or [21]. The latter sprays external time obtained from GPS satellites into broadcast-type LANs with a software-based approach with accuracies in the 10µs range. Even smaller precisions can be achieved if a separate fully connected clocking network is used [13]. In this article we do not further consider such pure hardware based solutions because of their limited use and practicality for large scale distributed systems, both in terms of the number of nodes and the distance to be bridged. From here onwards we consider systems that are connected by some kind of message passing system solely. A clock synchronization algorithm is executed at every node and periodically initiates the exchange of clock synchronization messages. With the help of a transmit and a receive timestamp, the receiving node can estimate the value of the sender s clock. Remote clock estimates from all other nodes in the distributed system are fed into the clock synchronization algorithm, which computes a correction value for the local clock with a convergence function, see [19] or [1] for some examples. In addition, some nodes in the distributed system require access to an external time-source, e.g. with a suitable GPS receiver, to allow for external clock synchronization in a similar way. The correction is succinctly applied to the local clock to correct its state and rate respectively. Enforcing these adjustments deserves special attention, since several applications dictate specific properties. In particular, timestamps obtained from local clocks need to be monotonic and free of discontinuities of predefined extent. A technique called linear continuous amortization, as hosted in the UTCSU ASIC, see [16], can be used to carry out state adjustments. Several results given in [1] and [15] as well as our previous gained experimental results [17] led to the identification of several items that need to be addressed when trying to optimize the precision and accuracy for both external and internal clock synchronization in distributed applications: 1. The remote clock reading error has to be minimized. 2. The local oscillator that paces the hardware clock shall only exhibit a very small oscillator drift and provide good stability. 3. The local clock should be fine grained and should allow for both state and rate adjustments. 4. A tight coupling of external time sources is mandatory for external clock synchronization. The remote clock reading error, the dominating factor in packet oriented networks, can be reduced as soon as appropriate timestamp facilities are placed next to the physical layer of a network connection, see [3]. Taking the impurities of the local oscillator into consideration, one could either employ a very stable ovenized oscillator (e.g. an OCXO) or implement an according clock rate synchronization mechanism. Due to board space, power and cost requirements the latter solution is usually preferable although it comes at the expense of a small compu-
3 tational overhead. A fine granular clock design, that provides state and rate adjustments, respectively, would either require a clock running at a very high frequency or some other sophisticated mechanism, e.g. an adder-based clock. Finally, coupling of external time sources usually requires some hardware support as well. III. HIGHLY ACCURATE CLOCK SYNCHRONIZATION This section presents an un-rivaled hardware support for tight clock synchronization over packet networks in the range below 100ns. This new architecture exploits several short-comings found in other implementations and focuses towards an industrial realization. In particular we identify three items that need to be addressed: 1. Development of an ASIC supporting clock synchronization, containing: An adder-based local clock with fine granularity and a mechanism for linear continuous amortization. A mechanism to maintain a bound on an external time reference. An interface to an external time source, e.g. GPS. Timestamping capabilities. A standardized interface that is located next to the physical layer of a particular network technology. A programming interface via clock synchronization packets solely. 2. Development of a network interface hosting: An off-the-shelf media access controller. The previously mentioned ASIC supporting clock synchronization. A separate physical layer device. 3. Add-on support for store and forward devices in an end-toend communications path (e.g. switches). Ethernet technology will be chosen as the communication platform for our prototypes, since it has recently gained widespread use in enterprize wide networks and will eventually emerge in other areas as well (e.g. Gigabit Ethernet Technology is increasingly used in the backbone area as well and Fast Ethernet gains widespread use in the field of automation and control systems ii ). A. The Clock ASIC The local clock forms the centrepiece for a hardware support in a distributed system. We propose a digital clock consisting of an oscillator driving an adder instead of a simple counter. Employing an adder gives the freedom to add a particular amount (clock step) to the clock register at every pulse. A rate change can be achieved by varying this amount, which goes in effect almost instantly and holds up linearity. A straightforward binary coding scheme, closely following the NTP-time format, can be employed to maintain local time. To satisfy requirements for a clock synchronization tightness in the range of several ns, the clock should be arbitrarily state adjustable for initialization purposes and rate adjustable not coarser than s/s to avoid ii The High-Speed Ethernet (HSE) Program of the Fieldbus Foundation establishes Fast Ethernet in the fieldbus area and the Industrial Automation Open Network Alliance (IAONA) tries to establish Ethernet technology in the field of automation as well. influences due to clock granularity. Dealing with the accuracy requirement means that local time has to follow an external time source as close as possible. Unfortunately, UTC is neither directly observable nor permanently accessible, so only a range can be determined where UTC currently lies. More specifically, in our setting we propose an accuracy interval A(t) capturing the reference time in the sense that t A(t) t t 0. Supporting this interval-based approach requires to maintain an upper accuracy α + (t) and a lower accuracy α (t) meant relative to the local clock C(t), such that A(t) = [C(t) α (t), C(t) + α + (t)]. Accuracies are kept time-dependent to enlarge them properly in order to account for maximum oscillator drifts, hence sustaining the inclusion of the external reference. This process of linear deterioration would go on perpetually, however, periodic re-synchronization executed by a clock synchronization algorithm aims to shrink A(t), by exploiting knowledge of the external time reference provided by suitable receivers, e.g. GPS-receivers. An in-depth discussion of several details about this particular mechanism can be found in [19]. Both time and accuracy information should be maintained by an according clock synchronization algorithm, executing on a host CPU, and performing corrections via continuous amortization, see Fig. 1. Instead of adjusting the clock state instantaneously, we achieve the same effect by modifying the clock rate for a specific amount of time, that is controlled by the clock synchronization algorithm. The latter also maintains the accuracy intervals, that in contrast are allowed to change instantaneously, since they are kept relative to the local clock. T=C(t) Clock Time t α + (t) Clock Time α - (t) Accuracy Intervals Fig. 1. Continuous Amortization Reference Time Real Time Interfacing to an external time source and provision of timestamping capabilities can all be facilitated by sampling the local time and accuracy into dedicated registers. In particular this should be done either with every rising edge of the one-pulse-
4 per-second signal provided by GPS timing receivers, or when a clock synchronization packet is decoded. The timestamps are then subsequently mapped into the clock synchronization packets that are periodically sent and received respectively. This mechanism should be implemented by dedicated logic within the clock ASIC, which recognizes clock synchronization packets by their unique Ethernet type field as they pass the MII interface. To allow reliable operation with off-the-shelf Ethernet technology, the standard Media Independent (MII), that interconnects the Medium Access Layer of any Ethernet, Fast- Ethernet or Gigabit-Ethernet network controller with an according device, should be employed. Similar to the timestamping mechanism, where timestamps of the local clock are mapped into the MII data stream, programming information to/from the clock ASIC can be transported within the remaining payload of the clock synchronization packets. The great benefit of this mechanism is that no direct register access via an additional external interface is required to program the clock ASIC. Reading/setting of the clock registers can be done at a higher protocol level, thus facilitating re-use of clock synchronization mechanisms under varying operating systems without a need to redo the whole driver implementation. Figure 2 shows a block-diagram of the clock ASIC. The local clock and the accuracy intervals are maintained within the Local Time Unit (LTU) and the Accuracy Unit (ACU) respectively. A GPS module (GPU) provides interfaces for coupling an external time reference to the distributed system, the Application Unit (APU) hosts features to support timestamping of application events and generation of time-out signals and finally the Timestamp Unit (TSU) provides all required timestamping mechanisms as well as a programming interface via the MII bus. Next to maintaining local clock and accuracy information, timestamping is of utmost importance. In the MARS and the SynUTC projects timestamps are inserted transparently into the outgoing clock synchronization, when the network controller reads the assembled packet from the local memory for transmission, see [6] and [18] respectively. Measurements revealed that the speed of the local bus and network controller inherent FIFO s are restricting tighter clock synchronization. Therefore we propose to place the timestamping mechanism into the clock ASIC in situ between the medium access and the physical layer. B. Network Card The Peripheral Component Interconnect (PCI) bus has gained widespread use in recent years with the success of personal computers. A common implementation, a 32-bit 33 MHz PCI bus under a contrived (single long burst) condition is theoretically capable of 1.06 Gb/s data transfer. Thus, when PCI is used, the peripheral bus is not likely to be a performance limiting factor for end stations that have 10 Mb/s or 100 Mb/s interfaces. The similarity with Compact-PCI, an industrial variant, will ease migration to an industrial embedded platform when required. Hence PCI is a promising candidate for the prototype implementation of a suitable network interface card as illustrated in Figure 3. Network Controller Network Card PCI Bus Fig. 3. Block-diagram of the Network Card LTU ACU SSU GPU GPS The clock ASIC is placed into the Media-Independent- that is used to connect Ethernet controller devices with a suitable physical layer device. Adopting this standardized interface allows to make re-use of almost every Ethernet controller, hence making this approach suitable for a wide range of existing standard technologies. The clock ASIC is transparent to network traffic except for dedicated clock synchronization packets that are identified by a unique type field. When a clock synchronization packet is detected timestamps are inserted into the packet. In addition some engineering issues concerning the Ethernet checksum and the allowable latency of the signals need to be addressed, see [3]. MII APU TSU Fig. 2. Block-diagram of the Clock ASIC Application MII C. Hardware Add-On for Switches Heretofore, we assumed a shared media network without additional interconnection devices. Recently, micro-segmentation by using Ethernet switches has become more popular to handle all traffic in enterprize networks. The principle function of the switch is to bridge frames between ports by achieving the maximum throughput. The information needed for switching is the Medium Access (MAC) destination address, which is located at
5 the beginning of the ethernet frame. Basically, switches can be classified by two major categories of handling a frame, named: Cut Trough mode, where the switch tries to start the retransmission as soon as it has received the necessary elements. Store and Forward mode, which requires reception of the entire frame before deciding to retransmit it. Store and forward switches are the preferred ones, since they allow for packet filtering in particular they filter runt packets and improve by this way the network load and provide additional value added services. Considering transmission delay variations, the impact of cut through type switches may be negligible but the variations caused by store and forward switches deteriorate the remote clock reading error, hence prohibiting tight clock synchronization. To alleviate the deterioration caused by switches a mechanism that measures the variable duration a packet remains on a switch on-the-fly is required. To circumvent these restrictions a hardware add-on for switching technology iii as depicted in Figure 4 can be employed. This module when added in front of a switch, measures the duration it takes for a clock synchronization packet from receipt at one particular switch port until retransmission via another switch port. Up/Down-Links Fig. 4. Clock Synchronization Hardware Add-On for Switches The clock ASIC on the receiving port inserts an additional timestamp t sw r into the payload of the clock synchronization packet at a predefined offset from the packet header. Next the clock ASIC situated at the port that is used to output the packet draws a second timestamp t sw t and computes the difference t sw t t sw r and succinctly overwrites the timestamp t sw r by this difference. One additional timestamp field shall be used to accumulate all intermediate delays when a chain of switches is used. Thus the clock ASIC on the outgoing port needs to update this field as well. iii This mechanism can be equally well included into the switch hardware, although this requires the design of a new switch. Up/Down-Links To accomplish all these mechanisms several clock ASIC s should be operated in lock step from one clocking device. Finally additional mechanisms are required to periodically check the synchrony of the clocks, otherwise one clock ASIC out of sync would go undetected. Several engineering issues need to be addressed to re-synchronize and re-integrate a faulty clock ASIC. IV. CONCLUSIONS AND FUTURE WORK The presented architecture facilitates external clock synchronization even in Ethernet-based distributed systems. The new Media Independent -based timestamping method will allow to improve the achievable precision and accuracy of shared-media based clock synchronization mechanisms by the order of several magnitudes by drastically reducing the remote clock reading error. In order to reduce this parameter dedicated hardware support at the network interface card as well as at every network element, that is in between an end-to-end communications path, is required. The presented solution requires only small/no modification of existing hard and software, in fact the required mechanisms are merely added to existing implementations. We are presently planning a thorough evaluation with our prototype implementation, where we need to assess the variability of all impaired parameters, most notably the clock reading error and the clock drift, for a suitable setup. Next we are planning a comprehensive evaluation of the clock precision and accuracy. This can be accomplished by programming every clock to issue a trigger signal at predetermined clock states. Relating these signals to each other and to external reference clocks allows to assess the internal clock precision π and the external clock accuracy α. First measurements conducted with our prototype implementation let us suggest that a worst-case precision and accuracy of about 50ns in Fast-Ethernet networks seems feasible. A successful implementation of this proposed architecture will lead to new applications and give direction for further research topics being implemented on top of this distributed clock synchronization mechanism. The following research areas are some examples that could be further exploited: Multimedia: Tight clock synchronization facilitates better assessment of Quality of Service measures in an end-to-end communications path. This in turn helps to shape the datagram streams of Voice-over-IP or Video-on-Demand multimedia applications to the varying end-to-end communications situation. Network Protocols: Synchronized clocks can be used to improve the performance of network protocols and distributed algorithms. They make it possible to replace communication with local computation. Instead of node p asking another node q whether some property holds, it can deduce the answer based on some information about q from the past together with the current time on p s clock, see [10]. Mobile location-based services [14], or on-line fault detection and location services in power systems [8] are further examples that rely on tight clock synchronization. Furthermore, many others will emerge when our proposed enabling technology becomes available.
6 ACKNOWLEDGMENTS The authors would like to acknowledge the suggestions and vital support from Ulrich Schmid, Nikolaus Kerö, Gerhard Cadek and the rest of our SynUTC project team. REFERENCES [1] C. Fetzer, F. Cristian, Integrating External and Internal Clock Synchronization, Journal of Real-Time Systems, May 1997, No. 3, Vol. 12 (2), pp [2] M. Horauer, Hardware Support for Clock Synchronization in Distributed Systems, Supplement of the 2001 International Conference on Dependable Systems and Networks, pp. A.10-A.13, Göteborg, July [3] M. Horauer, N. Kerö, U. Schmid, A network interface for highly accurate clock synchronization, Proceedings Austrochip 2000, Graz - Austria, October 2000, pp [4] D. Höchtl, U. Schmid, Long-Term Evaluation of GPS Timing Receiver Failures, Proceedings of the 29th IEEE Precise Time and Time Interval Systems and Application Meeting (PTTI 97), Dec. 1997, pp [5] M. Horauer, U. Schmid, K. Schossmaier, NTI: A Network Time M-Module for High-Accuracy Clock Synchronization, Proceedings of the 6th International Workshop on Parallel and Distributed Real-Time Systems (WPDRTS), Orlando Florida USA, April [6] H. Kopetz, A. Damm, Ch. Koza, M. Mulazzani, W. Schwabl, Ch. Senft, R. Zainlinger, Distributed Fault-Tolerant Real-Time Systems: The MARS Approach, IEEE Micro, Feb. 1989, pp [7] H. Kopetz, A. Krüger, D. Millinger, A. Schedl, A Synchronization Strategy for a Time-Triggered Multicluster Real-Time System, Proceedings Reliable Distributed Systems (RDS 95), Sep [8] N. Kerö, U. Schmid, M. Horauer, Verfahren für die Synchronisation von Computeruhren in Netzwerken, Department of Automation, TU Vienna 183/1-105, March 2000, Austrian Gebrauchsmuster GM 153/2000. (in German) [9] H. Kopetz, W. Ochsenreiter, Clock Synchronization in Distributed Real- Time Systems, IEEE Transactions on Computers, 1987, pp [10] B. Liskov, Practical uses of synchronized clocks in distributed systems, Distributed Computing, 1993, pp. 211 ff. [11] C. Liu, J. Jung, G.T. Heydt, V. Vittal, A.G. Phadke, The Strategic Power Infrastructure Defense (SPID) System, IEEE Control Systems Magazine, Aug. 2000, pp [12] D.L. Mills, Internet time synchronization: The network time protocol, IEEE Transactions on Communications, Oct. 1991, vol. 39, No. 10, pp [13] P. Ramanathan, K.G. Shin, R.W. Butler, Fault-Tolerant Clock Synchronization in Distributed Systems, IEEE Computer, Oct. 1990, pp. 33 ff. [14] J.H. Reed, J. Krizman, B.U. Woerner, T.S. Rappaport, An Overview of the Challenges and Progress in Meeting the E911 Requirement for Location Service, IEEE Communications Magazine, pages 34 37, April [15] U. Schmid, Orthogonal Accuracy Clock Synchronization, Chicago Journal of Theoretical Computer Science 2000(3), 2000, pp IEEE Computer, 1990, Vol. 23 (10), pp [16] K. Schossmaier, U. Schmid, M. Horauer, D. Loy, Specification and Implementation of the Universal Time Coordinated Synchronization Unit (UTCSU), Journal of Real-Time Systems, May 1997, No. 3, Vol. 12 (1), pp [17] U. Schmid, M. Horauer, N. Kerö, How to Distribute GPS-Time over COTS-based LANs, 31st Annual Precise Time and Time Interval (PTTI) Systems and Applications Meeting, Dana Point - California, December [18] U. Schmid, J. Klasek, Th. Mandl, H. Nachtnebel, G.R. Cadek, N. Kerö, A Network Time M-Module for Distributing GPS-time over LANs, Journal of Real-Time Systems, Jan. 2000, No. 1, Vol. 18, pp [19] U. Schmid, K. Schossmaier, Interval-based clock synchronization Journal of Real-Time Systems, May 1997, No. 3, Vol. 12 (2), pp [20] G.D. Troxel, Time Surveying: Clock Synchronization over Packet Networks, PhD thesis, Massachusetts Insitute of Technology, Departement of Electrical Engineering and Computer Sciene, [21] P. Veríssimo, L. Rodrigues, A. Casimiro, Cesiumspray: a precise and accurate global clock service for large-scale systems, Journal of Real-Time Systems, May 1997, No. 3, Vol. 12 (1), pp
SynUTC High Precision Time Synchronization over Ethernet Networks
SynUTC High Precision Time Synchronization over Ethernet Networks Roland Höller Institute of Computer Technology Viktor-Kaplan Str. 2, 2700 Wiener Neustadt, Austria tel +43-2622-23420 fax +43-2622-83423
More informationA network interface for highly accurate clock synchronization
A network interface for highly accurate clock synchronization MARTIN HORAUER NIKOLAUS KERÖ Institute of Computer Technology Department of Industrial Electronics and Material Sience Technische Universität
More informationA MONITORING CONCEPT FOR AN AUTOMOTIVE DISTRIBUTED NETWORK - THE FLEXRAY EXAMPLE
A MONITORING CONCEPT FOR AN AUTOMOTIVE DISTRIBUTED NETWORK - THE FLEXRAY EXAMPLE Eric Armengaud, Andreas Steininger Vienna University of Technology Embedded Computing Systems Group E182-2 Treitlstr. 3,
More informationCH : 15 LOCAL AREA NETWORK OVERVIEW
CH : 15 LOCAL AREA NETWORK OVERVIEW P. 447 LAN (Local Area Network) A LAN consists of a shared transmission medium and a set of hardware and software for interfacing devices to the medium and regulating
More informationA CAN-Based Architecture for Highly Reliable Communication Systems
A CAN-Based Architecture for Highly Reliable Communication Systems H. Hilmer Prof. Dr.-Ing. H.-D. Kochs Gerhard-Mercator-Universität Duisburg, Germany E. Dittmar ABB Network Control and Protection, Ladenburg,
More informationINTERNAL AND EXTERNAL CLOCK SYNCHRONIZATION IN A POWER LINE NETWORK
INTERNAL AND EXTERNAL CLOCK SYNCHRONIZATION IN A POWER LINE NETWORK Georg Gaderer, Patrick Loschmidt, Albert Treytl Research Unit for Integrated Sensor Systems Austrian Academy of Sciences Viktor Kaplan
More informationA Tool for the Computation of Worst Case Task Execution Times
A Tool for the Computation of Worst Case Task Execution Times P. Puschner and A. Schedl Institut fur Technische Informatik Technical University of Vienna Vienna, A-1040 Austria Abstract In modern programming
More informationChapter - 1 INTRODUCTION
Chapter - 1 INTRODUCTION Worldwide Interoperability for Microwave Access (WiMAX) is based on IEEE 802.16 standard. This standard specifies the air interface of fixed Broadband Wireless Access (BWA) system
More informationOptical networking technology
1 Optical networking technology Technological advances in semiconductor products have essentially been the primary driver for the growth of networking that led to improvements and simplification in the
More informationLocal Area Network Overview
Local Area Network Overview Chapter 15 CS420/520 Axel Krings Page 1 LAN Applications (1) Personal computer LANs Low cost Limited data rate Back end networks Interconnecting large systems (mainframes and
More informationLocalization approaches based on Ethernet technology
Localization approaches based on Ethernet technology Kees den Hollander, GM Garner, Feifei Feng, Paul Jeong, Eric H.S. Ryu Contact: Eric H.S. Ryu eric_ryu@samsung.com Abstract This document describes two
More informationApplication Note. Re-timing: Cost-effective Synchronization via Re-timed E1 and DS1 Signals. Precision, Stability, Innovation, Support.
Re-timing: Cost-effective Synchronization via Re-timed E1 and DS1 Signals Application Note Number 14 TELECOM NETWORKS PROFESSIONAL MANUFACTURING POWER & UTILITIES DIGITAL BROADCASING TIME & FREQUENCY TIME
More informationSystem Models for Distributed Systems
System Models for Distributed Systems INF5040/9040 Autumn 2015 Lecturer: Amir Taherkordi (ifi/uio) August 31, 2015 Outline 1. Introduction 2. Physical Models 4. Fundamental Models 2 INF5040 1 System Models
More informationUsing PTP for Time & Frequency in Broadcast Applications Part 1: Introduction
Using PTP for Time & Frequency in Broadcast Applications Part 1: Introduction MARCH 2018 Thomas Kernen, Mellanox Nikolaus Kerö, Oregano Systems The main purpose of an EBU Technical Review is to critically
More informationContinuous Real Time Data Transfer with UDP/IP
Continuous Real Time Data Transfer with UDP/IP 1 Emil Farkas and 2 Iuliu Szekely 1 Wiener Strasse 27 Leopoldsdorf I. M., A-2285, Austria, farkas_emil@yahoo.com 2 Transilvania University of Brasov, Eroilor
More informationPROJECT FINAL REPORT
PROJECT FINAL REPORT Grant Agreement number: INFSO-ICT-224350 Project acronym: Project title: Funding Scheme: flexware Flexible Wireless Automation in Real-Time Environments STREP Period covered: from
More informationThe IEEE 1588 Standard
The IEEE 1588 Standard The IEEE 1588 Standard Synchronizing time between multiple computers in the network has always been a challenge. What is, in the first step, a trivial requirement to equip two or
More informationPERFORMANCE OF IEEE 1588 IN LARGE-SCALE NETWORKS
42 nd Annual Precise Time and Time Interval (PTTI) Meeting PERFORMANCE OF IEEE 1588 IN LARGE-SCALE NETWORKS Georg Gaderer, Nataša Simanić, Patrick Loschmidt, and Bojan Ćorić Institute for Integrated Sensor
More informationBridging and Switching Basics
CHAPTER 4 Bridging and Switching Basics This chapter introduces the technologies employed in devices loosely referred to as bridges and switches. Topics summarized here include general link-layer device
More informationDistributed Scheduling for the Sombrero Single Address Space Distributed Operating System
Distributed Scheduling for the Sombrero Single Address Space Distributed Operating System Donald S. Miller Department of Computer Science and Engineering Arizona State University Tempe, AZ, USA Alan C.
More informationAn optically transparent ultra high speed LAN-ring employing OTDM
An optically transparent ultra high speed LAN-ring employing OTDM K. Bengi, G. Remsak, H.R. van As Vienna University of Technology, Institute of Communication Networks Gusshausstrasse 25/388, A-1040 Vienna,
More informationCC-SCTP: Chunk Checksum of SCTP for Enhancement of Throughput in Wireless Network Environments
CC-SCTP: Chunk Checksum of SCTP for Enhancement of Throughput in Wireless Network Environments Stream Control Transmission Protocol (SCTP) uses the 32-bit checksum in the common header, by which a corrupted
More informationITU-T. G.8271/Y.1366 Amendment 1 (08/2013) Time and phase synchronization aspects of packet networks Amendment 1
International Telecommunication Union ITU-T TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU G.8271/Y.1366 Amendment 1 (08/2013) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Packet
More informationET4254 Communications and Networking 1
Topic 10:- Local Area Network Overview Aims:- LAN topologies and media LAN protocol architecture bridges, hubs, layer 2 & 3 switches 1 LAN Applications (1) personal computer LANs low cost limited data
More informationSERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital networks Design objectives for digital networks
I n t e r n a t i o n a l T e l e c o m m u n i c a t i o n U n i o n ITU-T G.811 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU Amendment 1 (04/2016) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL
More informationDelay Constrained ARQ Mechanism for MPEG Media Transport Protocol Based Video Streaming over Internet
Delay Constrained ARQ Mechanism for MPEG Media Transport Protocol Based Video Streaming over Internet Hong-rae Lee, Tae-jun Jung, Kwang-deok Seo Division of Computer and Telecommunications Engineering
More informationAn Industrial Employee Development Application Protocol Using Wireless Sensor Networks
RESEARCH ARTICLE An Industrial Employee Development Application Protocol Using Wireless Sensor Networks 1 N.Roja Ramani, 2 A.Stenila 1,2 Asst.professor, Dept.of.Computer Application, Annai Vailankanni
More informationMulti-path Forward Error Correction Control Scheme with Path Interleaving
Multi-path Forward Error Correction Control Scheme with Path Interleaving Ming-Fong Tsai, Chun-Yi Kuo, Chun-Nan Kuo and Ce-Kuen Shieh Department of Electrical Engineering, National Cheng Kung University,
More informationDISTRIBUTED REAL-TIME SYSTEMS
Distributed Systems Fö 11/12-1 Distributed Systems Fö 11/12-2 DISTRIBUTED REAL-TIME SYSTEMS What is a Real-Time System? 1. What is a Real-Time System? 2. Distributed Real Time Systems 3. Predictability
More informationCommunication (III) Kai Huang
Communication (III) Kai Huang Ethernet Turns 40 12/17/2013 Kai.Huang@tum 2 Outline Bus basics Multiple Master Bus Network-on-Chip Examples o SPI o CAN o FlexRay o Ethernet Basic OSI model Real-Time Ethernet
More informationThis Lecture. BUS Computer Facilities Network Management. Switching Network. Simple Switching Network
This Lecture BUS0 - Computer Facilities Network Management Switching networks Circuit switching Packet switching gram approach Virtual circuit approach Routing in switching networks Faculty of Information
More informationIEEE 1588 PTP clock synchronization over a WAN backbone
Whitepaper IEEE 1588 PTP clock synchronization over a WAN backbone A field study comparing PTP clock synchronization accuracy against GPS external time reference in a live production WAN environment Contents
More informationChapter 6: DataLink Layer - Ethernet Olivier Bonaventure (2010)
Chapter 6: DataLink Layer - Ethernet Olivier Bonaventure (2010) 6.3.2. Ethernet Ethernet was designed in the 1970s at the Palo Alto Research Center [Metcalfe1976]. The first prototype [5] used a coaxial
More information2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS
2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS 2.1 Real-Time and Control Computer based digital controllers typically have the ability to monitor a number of discrete and analog inputs, perform complex
More informationREALISATION OF AN INTELLIGENT AND CONTINUOUS PROCESS CONNECTION IN SUBSTATIONS
REALISATION OF AN INTELLIGENT AND CONTINUOUS PROCESS CONNECTION IN SUBSTATIONS Christina SÜFKE Carsten HAVERKAMP Christian WEHLING Westnetz GmbH - Germany Westnetz GmbH - Germany Westnetz GmbH - Germany
More informationEUROPEAN COMMISSION DIRECTORATE-GENERAL INFORMATION SOCIETY AND MEDIA
Ref. Ares(2011)514527-12/05/2011 EUROPEAN COMMISSION DIRECTORATE-GENERAL INFORMATION SOCIETY AND MEDIA Electronic Communications Policy Implementation of Regulatory Framework (I) Brussels, 6th May 2011
More informationImproving Mobile Backhaul Network Reliability with Carrier-Class IEEE 1588 (PTP) WHITE PAPER
Improving Mobile Backhaul Network Reliability with Carrier-Class IEEE 1588 (PTP) WHITE PAPER Improving Mobile Backhaul Network Reliability with Carrier-Class IEEE 1588 (PTP) Grandmaster Hardware Redundancy
More informationIEEE-1588 STANDARD FOR A PRECISION CLOCK SYNCHRONIZATION PROTOCOL FOR NETWORKED MEASUREMENT AND CONTROL SYSTEMS
IEEE-1588 STANDARD FOR A PRECISION CLOCK SYNCHRONIZATION PROTOCOL FOR NETWORKED MEASUREMENT AND CONTROL SYSTEMS John C. Eidson Agilent Laboratories 35 Deer Creek Rd., Palo Alto, CA 9434, USA Tel: 65-485-4263,
More informationAnalyzing the performance of WiMAX zone handover in the presence of relay node Qualnet6.1
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 3, Ver. IV (May - Jun. 2014), PP 49-53 Analyzing the performance of WiMAX zone
More informationIEEE-1588 STANDARD FOR A PRECISION CLOCK SYNCHRONIZATION PROTOCOL FOR NETWORKED MEASUREMENT AND CONTROL SYSTEMS
IEEE-1588 STANDARD FOR A PRECISION CLOCK SYNCHRONIZATION PROTOCOL FOR NETWORKED MEASUREMENT AND CONTROL SYSTEMS John C. Eidson Agilent Laboratories, 35 Deer Creek Rd., Palo Alto, CA, 9434 65-485-4263 (phone),
More informationToward a Reliable Data Transport Architecture for Optical Burst-Switched Networks
Toward a Reliable Data Transport Architecture for Optical Burst-Switched Networks Dr. Vinod Vokkarane Assistant Professor, Computer and Information Science Co-Director, Advanced Computer Networks Lab University
More informationImproved Polling Strategies for Efficient Flow Control for Buffer Reduction in PON/xDSL Hybrid Access Networks
Improved Polling Strategies for Efficient Flow Control for Buffer Reduction in PON/xDSL Hybrid Access Networks Anu Mercian, Elliott I. Gurrola, Michael P. McGarry, and Martin Reisslein School of Electrical,
More informationComparison Of Network Topologies For Optical Fiber Communication
Comparison Of Network Topologies For Optical Fiber Communication Mr. Bhupesh Bhatia Department of Electronics and Communication, Ms. Ashima Bhatnagar Bhatia Department of Computer Science, Guru Prem Sukh
More informationReal-time and Reliable Video Transport Protocol (RRVTP) for Visual Wireless Sensor Networks (VSNs)
Real-time and Reliable Video Transport Protocol (RRVTP) for Visual Wireless Sensor Networks (VSNs) Dr. Mohammed Ahmed Abdala, Mustafa Hussein Jabbar College of Information Engineering, Al-Nahrain University,
More informationPerformance Analysis for Channel Utilization in Wireless LAN
Performance Analysis for Channel Utilization in Wireless LAN Shweta Singh Naresh Chandra Arun Kumar Tripathi ABSTRACT Wireless network plays an important role in field of communication. Now a days people
More informationThe Trigger-Time-Event System for the W7-X Experiment
The Trigger-Time-Event System for the W7-X Experiment Jörg Schacht, Helmut Niedermeyer, Christian Wiencke, Jens Hildebrandt and Andreas Wassatsch Abstract-- All control and data acquisition systems of
More informationA FORWARDING CACHE VLAN PROTOCOL (FCVP) IN WIRELESS NETWORKS
A FORWARDING CACHE VLAN PROTOCOL (FCVP) IN WIRELESS NETWORKS Tzu-Chiang Chiang,, Ching-Hung Yeh, Yueh-Min Huang and Fenglien Lee Department of Engineering Science, National Cheng-Kung University, Taiwan,
More informationTime-Triggered Ethernet
Time-Triggered Ethernet Chapters 42 in the Textbook Professor: HONGWEI ZHANG CSC8260 Winter 2016 Presented By: Priyank Baxi (fr0630) fr0630@wayne.edu Outline History Overview TTEthernet Traffic Classes
More informationImpact of IEEE MAC Packet Size on Performance of Wireless Sensor Networks
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 3, Ver. IV (May - Jun.2015), PP 06-11 www.iosrjournals.org Impact of IEEE 802.11
More informationDevelopment of Transport Systems for Dedicated Service Provision Using Packet Transport Technologies
Development of Transport Systems for Dedicated Service Provision Using Transport Technologies Hidetoshi Onda, Masaki Shinkai, Takaaki Hisashima, Sachio Suda, Takeru Sakairi, Hidenori Iwashita, Masaya Ogawa,
More informationA Network Storage LSI Suitable for Home Network
258 HAN-KYU LIM et al : A NETWORK STORAGE LSI SUITABLE FOR HOME NETWORK A Network Storage LSI Suitable for Home Network Han-Kyu Lim*, Ji-Ho Han**, and Deog-Kyoon Jeong*** Abstract Storage over (SoE) is
More informationA FLEXIBLE HARDWARE ARCHITECTURE FOR FAST ACCESS TO LARGE NON-VOLATILE MEMORIES
A FLEXIBLE HARDWARE ARCHITECTURE FOR FAST ACCESS TO LARGE NON-VOLATILE MEMORIES Eric Armengaud, Florian Rothensteiner, Andreas Steininger Vienna University of Technology Embedded Computing Systems Group
More informationA Time-Triggered Ethernet (TTE) Switch
A Time-Triggered Ethernet () Switch Klaus Steinhammer Petr Grillinger Astrit Ademaj Hermann Kopetz Vienna University of Technology Real-Time Systems Group Treitlstr. 3/182-1, A-1040 Vienna, Austria E-mail:{klaus,grilling,ademaj,hk}@vmars.tuwien.ac.at
More informationWireless Communication Bluetooth, Timing
Wireless Communication Bluetooth, Timing Amarjeet Singh February 22, 2012 Logistics Sample exam paper on the course website Group Project: Hardware nodes are with me. Software is still under development
More informationBLM6196 COMPUTER NETWORKS AND COMMUNICATION PROTOCOLS
BLM696 COMPUTER NETWORKS AND COMMUNICATION PROTOCOLS Prof. Dr. Hasan Hüseyin BALIK (7 th Week) 7. Routing 7.Outline Routing in Packet-Switching Networks Examples: Routing in ARPANET Internet Routing Protocols
More informationAn Orthogonal and Fault-Tolerant Subsystem for High-Precision Clock Synchronization in CAN Networks *
An Orthogonal and Fault-Tolerant Subsystem for High-Precision Clock Synchronization in Networks * GUILLERMO RODRÍGUEZ-NAVAS and JULIÁN PROENZA Departament de Matemàtiques i Informàtica Universitat de les
More informationAN ETHERNET BASED AIRBORNE DATA ACQUISITION SYSTEM
AN ETHERNET BASED AIRBORNE DATA ACQUISITION SYSTEM Item Type text; Proceedings Authors Dai, Jiwang; DeSelms, Thomas; Grozalis, Edward Publisher International Foundation for Telemetering Journal International
More informationGlobal IP Network System Large-Scale, Guaranteed, Carrier-Grade
Global Network System Large-Scale, Guaranteed, Carrier-Grade 192 Global Network System Large-Scale, Guaranteed, Carrier-Grade Takanori Miyamoto Shiro Tanabe Osamu Takada Shinobu Gohara OVERVIEW: traffic
More informationSETTING UP AN NTP SERVER AT THE ROYAL OBSERVATORY OF BELGIUM
SETTING UP AN NTP SERVER AT THE ROYAL OBSERVATORY OF BELGIUM Fabian Roosbeek, Pascale Defraigne, and André Somerhausen Royal Observatory of Belgium Abstract This paper describes the setup of an NTP server
More informationApplications and Performance Analysis of Bridging with Layer-3 Forwarding on Wireless LANs
Applications and Performance Analysis of Bridging with Layer-3 Forwarding on Wireless LANs James T. Yu and Chibiao Liu School of Computer Science, Telecommunications, and Information Systems DePaul University,
More informationConfiguration of Offset Time in Optical Burst Switching Networks for Delay Sensitive Traffic
Configuration of Offset Time in Optical Burst Switching Networks for Delay Sensitive Traffic Anupam Soni and Yatindra Nath Singh anusoni@iitk.ac.in,ynsingh@iitk.ac.in. Abstract In Optical Burst Switching
More informationReal-Time (Paradigms) (47)
Real-Time (Paradigms) (47) Memory: Memory Access Protocols Tasks competing for exclusive memory access (critical sections, semaphores) become interdependent, a common phenomenon especially in distributed
More informationIntroduction to Real-Time Communications. Real-Time and Embedded Systems (M) Lecture 15
Introduction to Real-Time Communications Real-Time and Embedded Systems (M) Lecture 15 Lecture Outline Modelling real-time communications Traffic and network models Properties of networks Throughput, delay
More informationCS610- Computer Network Solved Subjective From Midterm Papers
Solved Subjective From Midterm Papers May 08,2012 MC100401285 Moaaz.pk@gmail.com Mc100401285@gmail.com PSMD01 CS610- Computer Network Midterm Examination - Fall 2011 1. Where are destination and source
More informationEnd-To-End Delay Optimization in Wireless Sensor Network (WSN)
Shweta K. Kanhere 1, Mahesh Goudar 2, Vijay M. Wadhai 3 1,2 Dept. of Electronics Engineering Maharashtra Academy of Engineering, Alandi (D), Pune, India 3 MITCOE Pune, India E-mail: shweta.kanhere@gmail.com,
More informationECE 650 Systems Programming & Engineering. Spring 2018
ECE 650 Systems Programming & Engineering Spring 2018 Networking Introduction Tyler Bletsch Duke University Slides are adapted from Brian Rogers (Duke) Computer Networking A background of important areas
More informationIEEE : Standard for Optimized Radio Resource Usage in Composite Wireless Networks
IEEE 1900.4: Standard for Optimized Radio Resource Usage in Composite Wireless Networks Babak Siabi Isfahan University of Technology b.siabi@ec.iut.ac.ir Abstract Newly published IEEE 1900.4 standard is
More informationVersion 2.6. Product Overview
Version 2.6 IP Traffic Generator & QoS Measurement Tool for IP Networks (IPv4 & IPv6) -------------------------------------------------- FTTx, LAN, MAN, WAN, WLAN, WWAN, Mobile, Satellite, PLC Distributed
More informationEnhanced Parity Packet Transmission for Video Multicast using R-DSTC
21st Annual IEEE International Symposium on Personal, Indoor and Mobile Radio Communications Enhanced Parity Packet Transmission for Video Multicast using R-DSTC Özgü Alay, Zhili Guo, Yao Wang, Elza Erkip
More informationSystems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded
Communication Roland Institute of Computer Engineering Vienna University of Technology 10. November 2010 Overview 1. Definition of a protocol 2. Protocol properties 3. Basic Principles 4. system communication
More informationAn Approach for Enhanced Performance of Packet Transmission over Packet Switched Network
ISSN (e): 2250 3005 Volume, 06 Issue, 04 April 2016 International Journal of Computational Engineering Research (IJCER) An Approach for Enhanced Performance of Packet Transmission over Packet Switched
More informationCommunication and Networks. Problems
Electrical and Information Technology Communication and Networks Problems Link Layer 2016 Problems 1. Consider a network applying a slotted Aloha access system. The assumption for this is that all nodes
More informationFlexRay International Workshop. Protocol Overview
FlexRay International Workshop 4 th March 2003 Detroit Protocol Overview Dr. Christopher Temple - Motorola FlexRay principles Provide a communication infrastructure for future generation highspeed control
More informationDepartment of Electrical and Computer Systems Engineering
Department of Electrical and Computer Systems Engineering Technical Report MECSE-6-2006 Medium Access Control (MAC) Schemes for Quality of Service (QoS) provision of Voice over Internet Protocol (VoIP)
More informationA Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing
727 A Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing 1 Bharati B. Sayankar, 2 Pankaj Agrawal 1 Electronics Department, Rashtrasant Tukdoji Maharaj Nagpur University, G.H. Raisoni
More informationAtacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet
Atacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet Gonzalo Carvajal 1,2 and Sebastian Fischmeister 1 1 University of Waterloo, ON, Canada 2 Universidad de Concepcion,
More informationStandard Development Timeline
Standard Development Timeline This section is maintained by the drafting team during the development of the standard and will be removed when the standard becomes effective. Description of Current Draft
More informationNetwork protocols and. network systems INTRODUCTION CHAPTER
CHAPTER Network protocols and 2 network systems INTRODUCTION The technical area of telecommunications and networking is a mature area of engineering that has experienced significant contributions for more
More informationTroubleshooting Transparent Bridging Environments
Troubleshooting Transparent Bridging Environments Document ID: 10543 This information from the Internetwork Troubleshooting Guide was first posted on CCO here. As a service to our customers, selected chapters
More informationLecture 10: Clocks and Time
06-06798 Distributed Systems Lecture 10: Clocks and Time Distributed Systems 1 Time service Overview requirements and problems sources of time Clock synchronisation algorithms clock skew & drift Cristian
More informationImproving Channel Scanning Procedures for WLAN Handoffs 1
Improving Channel Scanning Procedures for WLAN Handoffs 1 Shiao-Li Tsao and Ya-Lien Cheng Department of Computer Science, National Chiao Tung University sltsao@cs.nctu.edu.tw Abstract. WLAN has been widely
More informationDRAFT. Dual Time Scale in Factory & Energy Automation. White Paper about Industrial Time Synchronization. (IEEE 802.
SIEMENS AG 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 DRAFT Dual Time Scale in Factory & Energy Automation White Paper about Industrial
More informationLecture (08, 09) Routing in Switched Networks
Agenda Lecture (08, 09) Routing in Switched Networks Dr. Ahmed ElShafee Routing protocols Fixed Flooding Random Adaptive ARPANET Routing Strategies ١ Dr. Ahmed ElShafee, ACU Fall 2011, Networks I ٢ Dr.
More informationComparison of pre-backoff and post-backoff procedures for IEEE distributed coordination function
Comparison of pre-backoff and post-backoff procedures for IEEE 802.11 distributed coordination function Ping Zhong, Xuemin Hong, Xiaofang Wu, Jianghong Shi a), and Huihuang Chen School of Information Science
More informationChapter 15 Local Area Network Overview
Chapter 15 Local Area Network Overview LAN Topologies Bus and Tree Bus: stations attach through tap to bus full duplex allows transmission and reception transmission propagates throughout medium heard
More informationModule 1. Introduction. Version 2, CSE IIT, Kharagpur
Module 1 Introduction Version 2, CSE IIT, Kharagpur Introduction In this module we shall highlight some of the basic aspects of computer networks in two lessons. In lesson 1.1 we shall start with the historical
More informationHigh Performance Interconnect and NoC Router Design
High Performance Interconnect and NoC Router Design Brinda M M.E Student, Dept. of ECE (VLSI Design) K.Ramakrishnan College of Technology Samayapuram, Trichy 621 112 brinda18th@gmail.com Devipoonguzhali
More informationFault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies. Mohsin Y Ahmed Conlan Wesson
Fault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies Mohsin Y Ahmed Conlan Wesson Overview NoC: Future generation of many core processor on a single chip
More informationReliable Time Synchronization Protocol for Wireless Sensor Networks
Reliable Time Synchronization Protocol for Wireless Sensor Networks Soyoung Hwang and Yunju Baek Department of Computer Science and Engineering Pusan National University, Busan 69-735, South Korea {youngox,yunju}@pnu.edu
More informationPerformance Evaluation of Routing Protocols in Wireless Mesh Networks. Motlhame Edwin Sejake, Zenzo Polite Ncube and Naison Gasela
Performance Evaluation of Routing Protocols in Wireless Mesh Networks Motlhame Edwin Sejake, Zenzo Polite Ncube and Naison Gasela Department of Computer Science, North West University, Mafikeng Campus,
More informationCAN protocol enhancement
Protocols CAN protocol enhancement This article describes the enhanced CAN protocol called CAN-HG and the features of the IC circuitry from Canis that implement it. CAN-HG has been designed to meet two
More informationStandard Development Timeline
Standard Development Timeline This section is maintained by the drafting team during the development of the standard and will be removed when the standard becomes effective. Description of Current Draft
More informationBeacon Update for Greedy Perimeter Stateless Routing Protocol in MANETs
Beacon Update for Greedy erimeter Stateless Routing rotocol in MANETs Abstract Dhanarasan 1, Gopi S 2 1 M.E/CSE Muthayammal Engineering College, getdhanarasan@gmail.com 2 Assistant rofessor / IT Muthayammal
More informationAdvantages and disadvantages
Advantages and disadvantages Advantages Disadvantages Asynchronous transmission Simple, doesn't require synchronization of both communication sides Cheap, timing is not as critical as for synchronous transmission,
More informationWhy You Should Consider a Hardware Based Protocol Analyzer?
Why You Should Consider a Hardware Based Protocol Analyzer? Software-only protocol analyzers are limited to accessing network traffic through the utilization of mirroring. While this is the most convenient
More informationGuide to Networking Essentials Fifth Edition. Chapter 2 Network Design Essentials
Guide to Networking Essentials Fifth Edition Chapter 2 Network Design Essentials Objectives Explain the basics of a network layout Describe the standard networking topologies Explain the variations on
More informationChapter 2. Literature Survey. 2.1 Remote access technologies
Chapter 2 Literature Survey This chapter presents a brief report on literature reviewed in context to present work with an aim to identify current state of research in the domain. Literature review is
More informationsignature i-1 signature i instruction j j+1 branch adjustment value "if - path" initial value signature i signature j instruction exit signature j+1
CONTROL FLOW MONITORING FOR A TIME-TRIGGERED COMMUNICATION CONTROLLER Thomas M. Galla 1, Michael Sprachmann 2, Andreas Steininger 1 and Christopher Temple 1 Abstract A novel control ow monitoring scheme
More informationEthernet Network Redundancy in SCADA and real-time Automation Platforms.
Ethernet Network Redundancy in SCADA and real-time Automation Platforms www.copadata.com sales@copadata.com Content 1. ABSTRACT... 2 2. INTRODUCTION... 2 IEC 61850 COMMUNICATION SERVICES... 2 APPLICATION
More informationECEN 5032 Data Networks Medium Access Control Sublayer
ECEN 5032 Data Networks Medium Access Control Sublayer Peter Mathys mathys@colorado.edu University of Colorado, Boulder c 1996 2005, P. Mathys p.1/35 Overview (Sub)networks can be divided into two categories:
More information