Automated Synthesis of Reactive Controller for Software-defined Networks

Size: px
Start display at page:

Download "Automated Synthesis of Reactive Controller for Software-defined Networks"

Transcription

1 Automated Synthesis of Reactive Controller for Software-defined Networks Anduo Wang Salar Moarref Ufuk Topcu Boon Thau Loo Andre Scedrov University of Pennsylvania 1

2 Networks are complicated network operator Management scripts and tools network operator Control Software Control Software Control Software Control Software Control Software 2

3 Management in Software-Defined Network network operator Management scripts and tools network operator Openflow Controller Software Control Software SDN eases enforcing control logic But constructing Control a control logic is... stillcontrol Manual, low-level, Software hidden dependencies, Software silent failures Lacking rigorous and scalable management tool Control Software 3

4 Example problem: constructing access control Flows: U,G,S,F Flows: U,G,S,F F : Forward to F 2 S : Forward to F 1 U : Forward to F 1 G : Forward to F 1 I F : Forward to F 2 S : Forward to F 1 U : Forward to F 1 G : Forward to F 1 I F 1 F 2 F 1 F 2 U: Deny G: Monitor SSH G: Deny other S: all F: all?? Switches: I (ingress), F 1,2 (for two servers) Flows: U (untrusted), G(guest), S(student), F(faculty) Security policy: do not allow U flows to transit Routing path changes How to update access control Find a strategy for updating access control rules Enforce security policy for all path changes Given a strategy, find an ordering of rule updates Enforce security policy for all transient states 4

5 Outline Synthesize provably correct control logic Formulate and solve as a reactive synthesis problem Scale by network abstraction Introduce network abstraction as simulation relation 5

6 Synthesize access-control for example problem ( path, control) change access update Formulate as reactive synthesis -- a two-player, temporal logic game Routing path rule (player 1) triggers a change, access-control (player 2) makes an update in response Temporal property specifies security policy A winning strategy for access-control enforces security policy against any path change 6

7 Background: two player, temporal logic game q1 start q0 q3 q2 Two players make alternating moves Circle (Square) represents two player states Q 1(Q2) Temporal logic specifies player s goal Never enter state: ( ) Synthesize a winning strategy Q 2 avoids state regardless how Q1 moves 7

8 Synthesis -- two player, temporal logic game Combine alternating transitions into a joint action (a1,b1) b1 (a1,b1) b1 a1 (a1,b2) b2 a1 (a1,b2) b2 a2 b1 (a2,b1) (a2,b2) b2 a2 b1 (a2,b1) (a2,b2) b2 Circle Winning has strategy a winning (a2,b1), strategy (a2,b2) Square has no winning strategy Square Winning has strategy a winning (a1,b2) strategy (a2,b2) b2 Circle has no winning strategy 8

9 Example: synthesize access-control F : Forward to F 2 S: Forward to F 1 U: Forward to F 1 U: Forward to F 2 G: Forward to F 1? Flows: U,G,S,F I F 1 F 2? Input Two player variables, system transitions, security invariant Output A strategy with finite memory F1ac: Deny, F2ac: Deny, Iac: Deny, IF: 1 U: Deny G: Monitor SSH G: Deny other S: all F: all U: Deny F1ac: Deny, F2ac:, Iac:, IF: 1 F1ac: Deny, F2ac: Deny, Iac:, IF: 2 9

10 Synthesis is hard ( path, control) change access update Synthesis for general temporal property is hard (Relative) efficient for some properties Safety (always avoid P), response (if P 1 then P2), persistence (eventually stay at P), recurrence (infinitely often P) Need scaling technique... 10

11 Scaling by abstraction Large network A Network abstraction Smaller network B that simulates A Perform synthesis on abstract network Implement synthesized solution on original network Deny Deny Deny Deny 11

12 Synthesis by abstraction Large network A with Property φ Abstraction Implementation Smaller network B Synthesize strategy for φ Introduce network abstraction by simulation relation Simulation is a relation R : A B Model A, B by transition system with observation R maps states and transition in A to that in B with same observation Simulation R ensures φ synthesized for B is also preserved in A 12

13 Transition system model Transition system (V0, V, T, O, H) for a network Network states V (initial V 0 ), observable outputs O Network transitions T V V Output function H:V O maps each network state to its observable behavior relevant in synthesis Network a1a2a3 r2r3 V: a1, a2, a3 are access control for1,2,3 O: r2, r3 are reachability for 2,3 States State transition

14 Simulation preserves synthesis property Simulation from Sa to Sb is a relation R that: maps each v a Va to some vb Vb with same output value maps each transition (va, va ) Ta in Sa to some transition (vb,vb ) Tb in Sb A Sa 0 Sb B O: r2,r R ,2 3 O: r12,r3 Theorem If Sa is simulated by Sb. Let φ be a LTL property over the output variables Oa(Ob). Then, we have Sb satisfies φ implies Sa satisfies φ 14

15 More abstraction examples ,2 3 2,3 3 3 O: r1,r3 O: r1,r23 O: r3 O: r3 Network Abstract network Network Abstract network O: r2,r3 a 1 a 2 a 3 f 1011 r 2 r 3 01 No abstraction exists 15

16 Conclusion Construct provably correct configuration Automate critical part of network management Formulate and solve reactive synthesis problem Leverage off-the-shelf tools Scale by network abstraction Propose network abstraction as simulation relation 16

17 Discussion Need killer app for synthesis Look for complex network elements and properties Middlebox, racing conditions, failure recovery Extract properties from examples Combine logical constraints and optimization goal Network abstraction General patterns in edge configuration Abstraction for composing distributed control 17

Networked Systems. Boon Thau Loo. University of Pennsylvania. NSF ExCAPE Meeting 20 Aug 2013

Networked Systems. Boon Thau Loo. University of Pennsylvania. NSF ExCAPE Meeting 20 Aug 2013 Networked Systems Boon Thau Loo University of Pennsylvania NSF ExCAPE Meeting 20 Aug 2013 Outline Summary (activities over past year) Research highlights Conclusion Year 1 in Retrospect Original proposal

More information

Summary of Networked Systems Breakout Group

Summary of Networked Systems Breakout Group Summary of Networked Systems Breakout Group Boon Thau Loo NSF ExCAPE PI Meeting 10/11 June 2013 Outline Summary (activities over past year) Research highlights Plans for next year Year 1 in Retrospect

More information

DISTRIBUTION A: Distribution approved for public release.

DISTRIBUTION A: Distribution approved for public release. AFRL-AFOSR-VA-TR-2015-0269 A Unified Algebraic and Logic-Based Framework towards Safe Routing Implementations Boon Loo TRUSTEES OF THE UNIVERSITY OF PENNSYLVANIA 08/13/2015 Final Report. Air Force Research

More information

Timo Latvala. January 28, 2004

Timo Latvala. January 28, 2004 Reactive Systems: Kripke Structures and Automata Timo Latvala January 28, 2004 Reactive Systems: Kripke Structures and Automata 3-1 Properties of systems invariants: the system never reaches a bad state

More information

Languages for SDN (Frenetic)

Languages for SDN (Frenetic) Languages for SDN (Frenetic) Software Defined Networking: The Data Centre Perspective Seminar Informatikdienste A. Pantelopoulos 20.05.2016 1 SDN is useful Direct network control. Enables new applications,

More information

T Reactive Systems: Kripke Structures and Automata

T Reactive Systems: Kripke Structures and Automata Tik-79.186 Reactive Systems 1 T-79.186 Reactive Systems: Kripke Structures and Automata Spring 2005, Lecture 3 January 31, 2005 Tik-79.186 Reactive Systems 2 Properties of systems invariants: the system

More information

Formal Methods in Software Engineering. Lecture 07

Formal Methods in Software Engineering. Lecture 07 Formal Methods in Software Engineering Lecture 07 What is Temporal Logic? Objective: We describe temporal aspects of formal methods to model and specify concurrent systems and verify their correctness

More information

Behavioural Equivalences and Abstraction Techniques. Natalia Sidorova

Behavioural Equivalences and Abstraction Techniques. Natalia Sidorova Behavioural Equivalences and Abstraction Techniques Natalia Sidorova Part 1: Behavioural Equivalences p. p. The elevator example once more How to compare this elevator model with some other? The cabin

More information

Temporal Logic Control of Discrete-Time Piecewise Affine Systems

Temporal Logic Control of Discrete-Time Piecewise Affine Systems IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 57, NO. 6, JUNE 2012 1491 Temporal Logic Control of Discrete-Time Piecewise Affine Systems Boyan Yordanov, Member, IEEE, Jana Tůmová, Ivana Černá, Jiří Barnat,

More information

Programming Network Policies by Examples: Platform, Abstraction and User Studies

Programming Network Policies by Examples: Platform, Abstraction and User Studies Programming Network Policies by Examples: Platform, Abstraction and User Studies Boon Thau Loo University of Pennsylvania NetPL workshop @ SIGCOMM 2017 Joint work with Yifei Yuan, Dong Lin, Siri Anil,

More information

Monitoring Interfaces for Faults

Monitoring Interfaces for Faults Monitoring Interfaces for Faults Aleksandr Zaks RV 05 - Fifth Workshop on Runtime Verification Joint work with: Amir Pnueli, Lenore Zuck Motivation Motivation Consider two components interacting with each

More information

Boon Thau Loo University of Pennsylvania

Boon Thau Loo University of Pennsylvania Summary of Networked Systems Breakout Boon Thau Loo University of Pennsylvania Networked Systems Breakout Series of 15-20 minute talks: Challenges in safe routing (Alex Gurney) Compositional network services

More information

System Correctness. EEC 421/521: Software Engineering. System Correctness. The Problem at Hand. A system is correct when it meets its requirements

System Correctness. EEC 421/521: Software Engineering. System Correctness. The Problem at Hand. A system is correct when it meets its requirements System Correctness EEC 421/521: Software Engineering A Whirlwind Intro to Software Model Checking A system is correct when it meets its requirements a design without requirements cannot be right or wrong,

More information

Refinement calculus for reactive systems

Refinement calculus for reactive systems Refinement calcls for reactive systems Stavros Tripakis UC Berkeley and Aalto University Joint work with Viorel Preoteasa (Aalto), Ben Lickly (Berkeley), Thomas Henzinger (IST Astria), and Edward Lee (Berkeley)

More information

CSE 20 DISCRETE MATH WINTER

CSE 20 DISCRETE MATH WINTER CSE 20 DISCRETE MATH WINTER 2016 http://cseweb.ucsd.edu/classes/wi16/cse20-ab/ Today's learning goals Explain the steps in a proof by (strong) mathematical induction Use (strong) mathematical induction

More information

Cerberus: Automated Synthesis of Enforcement Mechanisms for Security-sensitive Business Processes

Cerberus: Automated Synthesis of Enforcement Mechanisms for Security-sensitive Business Processes Cerberus: Automated Synthesis of Enforcement Mechanisms for Security-sensitive Business Processes Luca Compagna 3, Daniel R. dos Santos 1,2,3, Serena E. Ponta 3, Silvio Ranise 1 1 Fondazione Bruno Kessler

More information

Automated Formal Methods for Embedded Systems

Automated Formal Methods for Embedded Systems Automated Formal Methods for Embedded Systems Bernd Finkbeiner Universität des Saarlandes Reactive Systems Group 2011/02/03 Bernd Finkbeiner (UdS) Embedded Systems 2011/02/03 1 / 48 Automated Formal Methods

More information

Software-Defined Networking (SDN) Now for Operational Technology (OT) Networks SEL 2017

Software-Defined Networking (SDN) Now for Operational Technology (OT) Networks SEL 2017 Software-Defined Networking (SDN) Now for Operational Technology (OT) Networks SEL 2017 Traditional Ethernet Challenges Plug-and-play Allow all ROOT D D D D Nondeterministic Reactive failover Difficult

More information

Computer Science Technical Report

Computer Science Technical Report Computer Science Technical Report Feasibility of Stepwise Addition of Multitolerance to High Atomicity Programs Ali Ebnenasir and Sandeep S. Kulkarni Michigan Technological University Computer Science

More information

Lecture 9 Extensions and Open Problems

Lecture 9 Extensions and Open Problems Lecture 9 Extensions and Open Problems Richard M. Murray Nok Wongpiromsarn Ufuk Topcu California Institute of Technology EECI, 18 May 2012 Outline: Review key concepts from the course Discussion open issues,

More information

Cofinite Induced Subgraph Nim

Cofinite Induced Subgraph Nim University of California, Los Angeles October 4, 2012 Nim Nim: Game played with n heaps of beans Players alternate removing any positive number of beans from any one heap When all heaps are empty the next

More information

Automatic synthesis of switching controllers for linear hybrid systems: Reachability control

Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Massimo Benerecetti and Marco Faella Università di Napoli Federico II, Italy Abstract. We consider the problem

More information

Introduction to Linear-Time Temporal Logic. CSE 814 Introduction to LTL

Introduction to Linear-Time Temporal Logic. CSE 814 Introduction to LTL Introduction to Linear-Time Temporal Logic CSE 814 Introduction to LTL 1 Outline Motivation for TL in general Types of properties to be expressed in TL Structures on which LTL formulas are evaluated Syntax

More information

Linking Natural Language to Action. Advisors: George Pappas and Norm Badler

Linking Natural Language to Action. Advisors: George Pappas and Norm Badler Linking Natural Language to Action Hadas Kress-Gazit Jan M. Allbeck Advisors: George Pappas and Norm Badler SUBTLE MURI LTL and PAR Integration Pragmatics->PAR->LTL->PAR Commands in the form of PARs will

More information

Lecture 2: Symbolic Model Checking With SAT

Lecture 2: Symbolic Model Checking With SAT Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.

More information

Algorithms for Solving RL: Temporal Difference Learning (TD) Reinforcement Learning Lecture 10

Algorithms for Solving RL: Temporal Difference Learning (TD) Reinforcement Learning Lecture 10 Algorithms for Solving RL: Temporal Difference Learning (TD) 1 Reinforcement Learning Lecture 10 Gillian Hayes 8th February 2007 Incremental Monte Carlo Algorithm TD Prediction TD vs MC vs DP TD for control:

More information

Automated Software Synthesis for Complex Robotic Systems

Automated Software Synthesis for Complex Robotic Systems Automated Software Synthesis for Complex Robotic Systems Indranil Saha Department of Computer Science and Engineering Indian Institute of Technology Kanpur Indranil Saha Automated Software Synthesis for

More information

FSR: Formal Analysis and Implementation Toolkit for Safe Inter-Domain Routing

FSR: Formal Analysis and Implementation Toolkit for Safe Inter-Domain Routing University of Pennsylvania ScholarlyCommons Technical Reports (CIS) Department of Computer & Information Science 1-1-2011 FSR: Formal Analysis and Implementation Toolkit for Safe Inter-Domain Routing Anduo

More information

Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab)

Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab) Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab) Richard M. Murray Nok Wongpiromsarn Ufuk Topcu Calornia Institute of Technology AFRL, 25 April 2012 Outline Spin model checker: modeling

More information

Kenji Tei Associate Professor National Institute of Informatics, Japan

Kenji Tei Associate Professor National Institute of Informatics, Japan Kenji Tei Associate Professor National Institute of Informatics, Japan tei@nii.ac.jp http://researchmap.jp/teikenji/?lang=english Joint work with Moeka Tanabe, Ezequiel Castellano, Leandro Nahabedian,

More information

ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling

ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling ECE 587 Hardware/Software Co-Design Spring 2018 1/20 ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling Professor Jia Wang Department of Electrical and Computer Engineering

More information

SDN abstraction and security: a database perspective

SDN abstraction and security: a database perspective June 17, 2016 SoSSDN SDN abstraction and security: a database perspective Anduo Wang * Jason Croft Xueyuan Mei Matthew Caesar Brighten Godfrey * Temple University University of Illinois Urbana-Champaign

More information

Leveraging DTrace for runtime verification

Leveraging DTrace for runtime verification Leveraging DTrace for runtime verification Carl Martin Rosenberg June 7th, 2016 Department of Informatics, University of Oslo Context: Runtime verification Desired properties System Every request gets

More information

A Theorem Proving Approach Towards Declarative Networking

A Theorem Proving Approach Towards Declarative Networking A Theorem Proving Approach Towards Declarative Networking Anduo Wang 1 Boon Thau Loo 1 Changbin Liu 1 Oleg Sokolsky 1 Prithwish Basu 2 1 Computer and Information Sciences Department, University of Pennsylvania,

More information

UPPAAL Tutorial. UPPAAL Family

UPPAAL Tutorial. UPPAAL Family UPPAAL Tutorial Beyond UPPAAL Alexandre David Paul Pettersson RTSS 05 Classic : real-time verification Cora: real-time scheduling Tron: online real-time testing Tiga: timed game Times: schedulability analysis

More information

LTL Reasoning: How It Works

LTL Reasoning: How It Works Distributed Systems rogramming F21DS1 LTL Reasoning: How It Works Andrew Ireland School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Distributed Systems rogramming F21DS1 2 Overview

More information

Software Model Checking: Theory and Practice

Software Model Checking: Theory and Practice Software Model Checking: Theory and Practice Lecture: Specification Checking - Specification Patterns Copyright 2004, Matt Dwyer, John Hatcliff, and Robby. The syllabus and all lectures for this course

More information

Formal Verification of 800 Genetically Constructed Automata Programs: A Case Study

Formal Verification of 800 Genetically Constructed Automata Programs: A Case Study Formal Verification of 800 Genetically Constructed Automata Programs: A Case Study Mikhail Lukin, Maxim Buzdalov, and Anatoly Shalyto ITMO University 49 Kronverkskiy prosp. Saint-Petersburg, Russia, 197101

More information

Solutions to Problem Set 5

Solutions to Problem Set 5 Massachusetts Institute of Technology 6.042J/18.062J, Fall 02: Mathematics for Computer Science Professor Albert Meyer and Dr. Radhika Nagpal Solutions to Problem Set 5 Problem 1. You are given two buckets,

More information

A Generalization of the Nim and Wythoff games

A Generalization of the Nim and Wythoff games A Generalization of the Nim and Wythoff games S. Heubach 1 M. Dufour 2 1 Dept. of Mathematics, California State University Los Angeles 2 Dept. of Mathematics, Université du Québec à Montréal March 10,

More information

CSE 431S Scanning. Washington University Spring 2013

CSE 431S Scanning. Washington University Spring 2013 CSE 431S Scanning Washington University Spring 2013 Regular Languages Three ways to describe regular languages FSA Right-linear grammars Regular expressions Regular Expressions A regular expression is

More information

Automated Model Repair for Distributed Programs

Automated Model Repair for Distributed Programs Automated Model Repair for Distributed Programs Borzoo Bonakdarpour Sandeep S. Kulkarni School of Computer Science Dept. of Computer Science and Engineering University of Waterloo Michigan State University

More information

To be or not programmable Dimitri Papadimitriou, Bernard Sales Alcatel-Lucent April 2013 COPYRIGHT 2011 ALCATEL-LUCENT. ALL RIGHTS RESERVED.

To be or not programmable Dimitri Papadimitriou, Bernard Sales Alcatel-Lucent April 2013 COPYRIGHT 2011 ALCATEL-LUCENT. ALL RIGHTS RESERVED. To be or not programmable Dimitri Papadimitriou, Bernard Sales Alcatel-Lucent April 2013 Introduction SDN research directions as outlined in IRTF RG outlines i) need for more flexibility and programmability

More information

Motion Synthesis and Editing. Yisheng Chen

Motion Synthesis and Editing. Yisheng Chen Motion Synthesis and Editing Yisheng Chen Overview Data driven motion synthesis automatically generate motion from a motion capture database, offline or interactive User inputs Large, high-dimensional

More information

Lecture 2. Decidability and Verification

Lecture 2. Decidability and Verification Lecture 2. Decidability and Verification model temporal property Model Checker yes error-trace Advantages Automated formal verification, Effective debugging tool Moderate industrial success In-house groups:

More information

Lecture 9: Reachability

Lecture 9: Reachability Lecture 9: Reachability Outline of Lecture Reachability General Transition Systems Algorithms for Reachability Safety through Reachability Backward Reachability Algorithm Given hybrid automaton H : set

More information

Network configuration management at CERN

Network configuration management at CERN Arkadiy Shevrikuko Stefan Stancu Network configuration management at CERN 10/8/2018 1 Outline Network overview Current solution: cfmgr Overview of open-source platforms Evolution plan 10/8/2018 2 Network

More information

Formally Verifiable Networking

Formally Verifiable Networking Formally Verifiable Networking Anduo Wang 1 Limin Jia 1 Changbin Liu 1 Boon Thau Loo 1 Andre Scedrov 1 Oleg Sokolsky 1 Prithwish Basu 2 1 University of Pennsylvania 2 BBN technologies Protocol exchange

More information

Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols

Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols Lee Pike (Presenting), Galois, Inc. leepike@galois.com Geoffrey M. Brown, Indiana University geobrown@cs.indiana.edu

More information

FORMAL METHODS IN NETWORKING COMPUTER SCIENCE 598D, SPRING 2010 PRINCETON UNIVERSITY LIGHTWEIGHT MODELING IN PROMELA/SPIN AND ALLOY

FORMAL METHODS IN NETWORKING COMPUTER SCIENCE 598D, SPRING 2010 PRINCETON UNIVERSITY LIGHTWEIGHT MODELING IN PROMELA/SPIN AND ALLOY FORMAL METHODS IN NETWORKING COMPUTER SCIENCE 598D, SPRING 2010 PRINCETON UNIVERSITY LIGHTWEIGHT MODELING IN PROMELA/SPIN AND ALLOY Pamela Zave AT&T Laboratories Research Florham Park, New Jersey, USA

More information

Toward Synthesis of Network Updates

Toward Synthesis of Network Updates Toward Synthesis of Network Updates Andrew Noyes Todd Warszawski Pavol Černý Nate Foster Cornell University Cornell University University of Colorado Boulder Cornell University Updates to network configurations

More information

Towards a Runtime Verification Framework for the Ada Programming Language

Towards a Runtime Verification Framework for the Ada Programming Language Towards a Runtime Verification Framework for the Ada Programming Language André de Matos Pedro, David Pereira, Luís Miguel Pinho CISTER & INESC-TEC, ISEP, Porto, Portugal {anmap,dmrpe,lmp}@isep.ipp.pt

More information

Maintaining Distributed Recursive Views Incrementally

Maintaining Distributed Recursive Views Incrementally University of Pennsylvania ScholarlyCommons Technical Reports (CIS) Department of Computer & Information Science 8-22-2010 Maintaining Distributed Recursive Views Incrementally Vivek Nigam University of

More information

FOUNDATIONS OF INTENT- BASED NETWORKING

FOUNDATIONS OF INTENT- BASED NETWORKING FOUNDATIONS OF INTENT- BASED NETWORKING Loris D Antoni Aditya Akella Aaron Gember Jacobson Network Policies Enterprise Network Cloud Network Enterprise Network 2 3 Tenant Network Policies Enterprise Network

More information

Reducing Fair Stuttering Refinement of Transaction Systems

Reducing Fair Stuttering Refinement of Transaction Systems Reducing Fair Stuttering Refinement of Transaction Systems Rob Sumners Advanced Micro Devices robert.sumners@amd.com November 16th, 2015 Rob Sumners (AMD) Transaction Progress Checking November 16th, 2015

More information

Calhoun: The NPS Institutional Archive ROGUEVIDEO. McDowell, Perry.

Calhoun: The NPS Institutional Archive ROGUEVIDEO. McDowell, Perry. Calhoun: The NPS Institutional Archive Faculty and Researcher Publications Faculty and Researcher Publications Collection 2010 ROGUEVIDEO McDowell, Perry http://hdl.handle.net/10945/51394 ROGUEVIDEO www.movesinstitute.org

More information

Enhancing The Fault-Tolerance of Nonmasking Programs

Enhancing The Fault-Tolerance of Nonmasking Programs Enhancing The Fault-Tolerance of Nonmasking Programs Sandeep S Kulkarni Ali Ebnenasir Department of Computer Science and Engineering Michigan State University East Lansing MI 48824 USA Abstract In this

More information

TROPIC: Transactional Resource Orchestration Platform In the Cloud

TROPIC: Transactional Resource Orchestration Platform In the Cloud TROPIC: Transactional Resource Orchestration Platform In the Cloud Changbin Liu, Yun Mao*, Xu Chen*, Mary Fernandez*, Boon Thau Loo, Jacobus Van der Merwe* * netdb.cis.upenn.edu/dmf 1 Motivation Infrastructure

More information

Leveraging Data Invariants in Model Inference for Test Case Generation

Leveraging Data Invariants in Model Inference for Test Case Generation Leveraging Data Invariants in Model Inference for Test Case Generation Roykrong Sukkerd Abstract Testing is an effective mean to find bugs in systems, but manually writing test cases is often tedious.

More information

Deadlock Revisited. CS439: Principles of Computer Systems November 29, 2017

Deadlock Revisited. CS439: Principles of Computer Systems November 29, 2017 Deadlock Revisited CS439: Principles of Computer Systems November 29, 2017 Last Time Distributed File Systems Remote Procedure Calls (RPC) Consistency Models Coherence, Staleness, Consistency Network File

More information

Further Topics in Modelling & Verification

Further Topics in Modelling & Verification Further Topics in Modelling & Verification Thursday Oct 09, 2014 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/34 Recap: Timed automata (TA) 2/34 Recap: Properties 3/34 Questions about TA

More information

Video Textures. Arno Schödl Richard Szeliski David H. Salesin Irfan Essa. presented by Marco Meyer. Video Textures

Video Textures. Arno Schödl Richard Szeliski David H. Salesin Irfan Essa. presented by Marco Meyer. Video Textures Arno Schödl Richard Szeliski David H. Salesin Irfan Essa presented by Marco Meyer Motivation Images lack of dynamics Videos finite duration lack of timeless quality of image Motivation Image Video Texture

More information

How Formal Analysis and Verification Add Security to Blockchain-based Systems

How Formal Analysis and Verification Add Security to Blockchain-based Systems Verification Add Security to Blockchain-based Systems January 26, 2017 (MIT Media Lab) Pindar Wong (VeriFi Ltd.) 2 Outline of this talk Security Definition of Blockchain-based system Technology and Security

More information

Temporal logic-based decision making and control. Jana Tumova Robotics, Perception, and Learning Department (RPL)

Temporal logic-based decision making and control. Jana Tumova Robotics, Perception, and Learning Department (RPL) Temporal logic-based decision making and control Jana Tumova Robotics, Perception, and Learning Department (RPL) DARPA Urban Challenge 2007 2 Formal verification Does a system meet requirements? System

More information

Professor Yashar Ganjali Department of Computer Science University of Toronto

Professor Yashar Ganjali Department of Computer Science University of Toronto Professor Yashar Ganjali Department of Computer Science University of Toronto yganjali@cs.toronto.edu http://www.cs.toronto.edu/~yganjali Some slides courtesy of J. Rexford (Princeton), N. Foster (Cornell)

More information

Provenance-aware Secure Networks

Provenance-aware Secure Networks Provenance-aware Secure Networks Wenchao Zhou Eric Cronin Boon Thau Loo University of Pennsylvania Motivation Network accountability Real-time monitoring and anomaly detection Identifying and tracing malicious

More information

Asynchronous Models. Chapter Asynchronous Processes States, Inputs, and Outputs

Asynchronous Models. Chapter Asynchronous Processes States, Inputs, and Outputs Chapter 3 Asynchronous Models 3.1 Asynchronous Processes Like a synchronous reactive component, an asynchronous process interacts with other processes via inputs and outputs, and maintains an internal

More information

HIDDEN MARKOV MODELS AND SEQUENCE ALIGNMENT

HIDDEN MARKOV MODELS AND SEQUENCE ALIGNMENT HIDDEN MARKOV MODELS AND SEQUENCE ALIGNMENT - Swarbhanu Chatterjee. Hidden Markov models are a sophisticated and flexible statistical tool for the study of protein models. Using HMMs to analyze proteins

More information

Phil 320 Chapter 1: Sets, Functions and Enumerability I. Sets Informally: a set is a collection of objects. The objects are called members or

Phil 320 Chapter 1: Sets, Functions and Enumerability I. Sets Informally: a set is a collection of objects. The objects are called members or Phil 320 Chapter 1: Sets, Functions and Enumerability I. Sets Informally: a set is a collection of objects. The objects are called members or elements of the set. a) Use capital letters to stand for sets

More information

Design and Implementation of Modern Programming Languages (Seminar)

Design and Implementation of Modern Programming Languages (Seminar) Design and Implementation of Modern Programming Languages (Seminar) Outline Administrivia Intro Schedule Topics GENERAL INFORMATION Intro Introduce students to the core techniques of scientific work Give

More information

PRIMARY-BACKUP REPLICATION

PRIMARY-BACKUP REPLICATION PRIMARY-BACKUP REPLICATION Primary Backup George Porter Nov 14, 2018 ATTRIBUTION These slides are released under an Attribution-NonCommercial-ShareAlike 3.0 Unported (CC BY-NC-SA 3.0) Creative Commons

More information

Synthesis of Complicated Asynchronous Control Circuits Using Template Based Technique

Synthesis of Complicated Asynchronous Control Circuits Using Template Based Technique Synthesis of Complicated Asynchronous Control Circuits Using Template Based Technique Sufian Sudeng and Arthit Thongtak Abstract this paper proposes an approach for complicated asynchronous controller

More information

Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling

Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling The 39th IEEE Real-Time Systems Symposium (RTSS 18) Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling Shamit Bansal, Yecheng Zhao, Haibo Zeng,

More information

Cyber Physical System Verification with SAL

Cyber Physical System Verification with SAL Cyber Physical System Verification with July 22, 2013 Cyber Physical System Verification with Outline 1 2 3 4 5 Cyber Physical System Verification with Table of Contents 1 2 3 4 5 Cyber Physical System

More information

[module 2.2] MODELING CONCURRENT PROGRAM EXECUTION

[module 2.2] MODELING CONCURRENT PROGRAM EXECUTION v1.0 20130407 Programmazione Avanzata e Paradigmi Ingegneria e Scienze Informatiche - UNIBO a.a 2013/2014 Lecturer: Alessandro Ricci [module 2.2] MODELING CONCURRENT PROGRAM EXECUTION 1 SUMMARY Making

More information

Safe Schedulability of Bounded-Rate Multi-Mode Systems

Safe Schedulability of Bounded-Rate Multi-Mode Systems Safe Schedulability of Bounded-Rate Multi-Mode Systems ABSTRACT Rajeev Alur University of Pennsylvania, Philadelphia, USA alur@seas.upenn.edu Salar Moarref University of Pennsylvania, Philadelphia, USA

More information

Bringing SDN to the Internet, one exchange point at the time

Bringing SDN to the Internet, one exchange point at the time Bringing SDN to the Internet, one exchange point at the time Joint work with: Arpit Gupta, Muhammad Shahbaz, Sean P. Donovan, Russ Clark, Brandon Schlinker, E. Katz-Bassett, Nick Feamster, Jennifer Rexford

More information

Model Checking Revision: Model Checking for Infinite Systems Revision: Traffic Light Controller (TLC) Revision: 1.12

Model Checking Revision: Model Checking for Infinite Systems Revision: Traffic Light Controller (TLC) Revision: 1.12 Model Checking mc Revision:.2 Model Checking for Infinite Systems mc 2 Revision:.2 check algorithmically temporal / sequential properties fixpoint algorithms with symbolic representations: systems are

More information

Integers and Rational Numbers

Integers and Rational Numbers A A Family Letter: Integers Dear Family, The student will be learning about integers and how these numbers relate to the coordinate plane. The set of integers includes the set of whole numbers (0, 1,,,...)

More information

Automated Refinement Checking of Asynchronous Processes. Rajeev Alur. University of Pennsylvania

Automated Refinement Checking of Asynchronous Processes. Rajeev Alur. University of Pennsylvania Automated Refinement Checking of Asynchronous Processes Rajeev Alur University of Pennsylvania www.cis.upenn.edu/~alur/ Intel Formal Verification Seminar, July 2001 Problem Refinement Checking Given two

More information

VeriCon: Towards Verifying Controller Programs in SDNs

VeriCon: Towards Verifying Controller Programs in SDNs VeriCon: Towards Verifying Controller Programs in SDNs Thomas Ball, Nikolaj Bjorner, Aaron Gember, Shachar Itzhaky, Aleksandr Karbyshev, Mooly Sagiv, Michael Schapira, Asaf Valadarsky 1 Guaranteeing network

More information

Recycling Controllers

Recycling Controllers 4th IEEE Conference on Automation Science and Engineering Key Bridge Marriott, Washington DC, USA August 23-26, 2008 Recycling Controllers Hadas Kress-Gazit, Nora Ayanian, George J. Pappas, Vijay Kumar*

More information

Finite State Verification. CSCE Lecture 14-02/25/2016

Finite State Verification. CSCE Lecture 14-02/25/2016 Finite State Verification CSCE 747 - Lecture 14-02/25/2016 So, You Want to Perform Verification... You have a property that you want your program to obey. Great! Let s write some tests! Does testing guarantee

More information

Last Lecture: Divide by 3 FSM

Last Lecture: Divide by 3 FSM Last Lecture: Divide by 3 FSM Output should be 1 every 3 clock cycles S2 S0 S1 The double circle indicates the reset state Slide derived from slides by Harris & Harris from their book 1 Finite State Machines

More information

Chapter 39: Concepts of Time-Triggered Communication. Wenbo Qiao

Chapter 39: Concepts of Time-Triggered Communication. Wenbo Qiao Chapter 39: Concepts of Time-Triggered Communication Wenbo Qiao Outline Time and Event Triggered Communication Fundamental Services of a Time-Triggered Communication Protocol Clock Synchronization Periodic

More information

States Transitions Connectors Esterel Studio

States Transitions Connectors Esterel Studio Time in Differences SyncCharts differ from other implementations of : Synchronous framework Determinism Compilation into backend language Esterel No interpretation for simulations No hidden behaviour Multiple

More information

Overview of Timed Automata and UPPAAL

Overview of Timed Automata and UPPAAL Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed

More information

Distributed Systems Programming (F21DS1) Formal Verification

Distributed Systems Programming (F21DS1) Formal Verification Distributed Systems Programming (F21DS1) Formal Verification Andrew Ireland Department of Computer Science School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Overview Focus on

More information

38050 Povo (Trento), Italy Tel.: Fax: e mail: url:

38050 Povo (Trento), Italy Tel.: Fax: e mail: url: CENTRO PER LA RICERCA SCIENTIFICA E TECNOLOGICA 38050 Povo (Trento), Italy Tel.: +39 0461 314312 Fax: +39 0461 302040 e mail: prdoc@itc.it url: http://www.itc.it PLANNING AS MODEL CHECKING FOR EXTENDED

More information

Slicing for Model Reduction in Adaptive Embedded Systems Development

Slicing for Model Reduction in Adaptive Embedded Systems Development Slicing for Model Reduction in Adaptive Embedded Systems Development Ina Schaefer and Arnd Poetzsch-Heffter Software Technology Group, TU Kaiserslautern, Germany Software Engineering for Adaptive and Self-Managing

More information

Verification in Continuous Time Recent Advances

Verification in Continuous Time Recent Advances Verification in Continuous Time Recent Advances Hongyang Qu Department of Automatic Control and Systems Engineering University of Sheffield 10 March 2017 Outline Motivation Probabilistic models Real-time

More information

Formal Methods for Software Development

Formal Methods for Software Development Formal Methods for Software Development Model Checking with Temporal Logic Wolfgang Ahrendt 21st September 2018 FMSD: Model Checking with Temporal Logic /GU 180921 1 / 37 Model Checking Check whether a

More information

Fachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts

Fachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts 2.3 Timed Automata and Real-Time Statecharts Develop a BOOK RATING APP and win awesome prizes! The creators of the best submissions will be invited to an exclusive party in February

More information

Derivative Delay Embedding: Online Modeling of Streaming Time Series

Derivative Delay Embedding: Online Modeling of Streaming Time Series Derivative Delay Embedding: Online Modeling of Streaming Time Series Zhifei Zhang (PhD student), Yang Song, Wei Wang, and Hairong Qi Department of Electrical Engineering & Computer Science Outline 1. Challenges

More information

Scalable Enterprise Networks with Inexpensive Switches

Scalable Enterprise Networks with Inexpensive Switches Scalable Enterprise Networks with Inexpensive Switches Minlan Yu minlanyu@cs.princeton.edu Princeton University Joint work with Alex Fabrikant, Mike Freedman, Jennifer Rexford and Jia Wang 1 Enterprises

More information

A Semantic Framework for Data Analysis in Networked Systems

A Semantic Framework for Data Analysis in Networked Systems A Semantic Framework for Data Analysis in Networked Systems Arun Viswanathan, Alefiya Hussain, Jelena Mirkovic, Stephen Schwab, John Wroclawski USC/Information Sciences Institute 1 Data Analysis in Networked

More information

A Modal Specification Approach for Assuring the Safety of On-Demand Medical Cyber-Physical Systems

A Modal Specification Approach for Assuring the Safety of On-Demand Medical Cyber-Physical Systems A Modal Specification Approach for Assuring the Safety of On-Demand Medical Cyber-Physical Systems Lu Feng PRECISE Center Department of Computer and Information Science University of Pennsylvania lufeng@cis.upenn.edu

More information

The SPIN Model Checker

The SPIN Model Checker The SPIN Model Checker Metodi di Verifica del Software Andrea Corradini Lezione 1 2013 Slides liberamente adattate da Logic Model Checking, per gentile concessione di Gerard J. Holzmann http://spinroot.com/spin/doc/course/

More information

A Modular Model Checking Algorithm for Cyclic Feature Compositions

A Modular Model Checking Algorithm for Cyclic Feature Compositions A Modular Model Checking Algorithm for Cyclic Feature Compositions by Xiaoning Wang A Thesis Submitted to the Faculty of the WORCESTER POLYTECHNIC INSTITUTE In partial fulfillment of the requirements for

More information

A Multi-Modal Composability Framework for Cyber-Physical Systems

A Multi-Modal Composability Framework for Cyber-Physical Systems S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical

More information