UPPAAL Tutorial. UPPAAL Family

Size: px
Start display at page:

Download "UPPAAL Tutorial. UPPAAL Family"

Transcription

1 UPPAAL Tutorial Beyond UPPAAL Alexandre David Paul Pettersson RTSS 05 Classic : real-time verification Cora: real-time scheduling Tron: online real-time testing Tiga: timed game Times: schedulability analysis CoVer: test case generation UPPAAL Family 1

2 Real-time verification Presented today UPPAAL Classic Real Time Scheduling Optimality Reachability Safety UPPAAL Cora Cost Optimal Reachability Analysis 2

3 Real Time Testing Off-line Test Generation On-line Test Generation and Execution UPPAAL Tron Timed Games Optimal winning strategies Controller synthesis UPPAAL Tiga 3

4 Times Schedulability Analysis Schedule synthesis Code synthesis Conformance Testing Test suite generation Coverage observer UPPAAL CoVer 4

5 Open Source Initiatives DBM Library (GPL) Efficient operations on DBMs & federations Subtractions & reduction techniques Ruby binding (with graphical viewer) Used in UPPAAL UTAP (UPPAAL TA parser library, LGPL) Parsing & canonical representation of TA Support for full syntax of UPPAAL TA (xta + xml) Soon GUI XML components TRON UPPAAL Tron Light Controller Example 5

6 Released on May 16, 2004 [Fates 04] UPPAAL Tron Online Testing M Env M Imp TRON Black-box conformance testing of real-time systems. Online generation and execution of timed test traces from given TA model. Explicit modelling of environment allowing for more relevant testing Allowing for more efficient testing (guiding) Env Imp UPPAAL Tron Online Testing TRON 6

7 TRON Online State Estimation Timed Automata Specification State-set explorer: maintain and analyse a set of symbolic states in real time! Z Z 4 Z Z Z 5 Z 3 Z 1 7 Z Z 14 ZZ Z 2 Z 18 Z Z 9 Z 6 Z i! 2.75 O? System Under Test TRON Industrial Application Danfoss Electronic Cooling Controller 7

8 Find a memoryless winning strategy taking controllable edges to reach the Goal that is memoryless Rule: 2-player game, controller can choose only controllable transitions Winning run: reachability states I G safety states I B = Untimed Games B G Controllable Uncontrollable Strategy TIGA Similar with timed constraints Choose controllable transitions with time constraints! Find memoryless winning strategy Algorithm: Timed version of Liu & Smolka 98 Forward reachability + Backward fixed-point computation [CONCUR 05] Timed Games x 1 1 x < 1 2 x:=0 x > x > 1 x 2 B G Controllable Uncontrollable Strategy x 1 TIGA x 1 x 2 x 1 x 1 8

9 Assume Time Optimality Winning Strategy The game is winning We know an upper bound B for the minimal time needed to reach the goal Modification Add a clock t (initially unconstrained) Add the global invariant t B Minimum time required = 2 t Result: TIGA x TIGA Case Study: Production Cell GIVEN System moves S, Controller moves C, and property φ FIND strategy s C such that s C S satisfies φ 9

10 Real-time Scheduling Only Only 1 BroBizz Cheat is is possible (drive close to to car car with with Bizz ) UNSAFE 5 Crossing Times SAFE CAN The THEY Car & MAKE Bridge IT Problem TO SAFE WITHIN 70 MINUTES??? Solve Scheduling Problem using UPPAAL Real-time Scheduling UNSAFE 5 10 SAFE

11 CORA Cost Optimal Scheduling Cost-Rates Fuel Fuel consumed per per time-unit UNSAFE 5 10 SAFE OPTIMAL PLAN HAS ACCUMULATED COST=550 and TOTAL TIME=105! Linearly Priced TA: Optimal Scheduling cost =1 cost =2 x<3 x<3 cost =0 cost+=4 y>2, x<2 a {x:=0} c b CORA Timed Automata + Costs on transitions and locations. Cost of performing transition: Transition cost. Cost of performing delay d: ( d x Location cost). Problem : Find the minimum cost of of reaching location c Trace: ε(2.5) (a,x=y=0) (b,x=y=0) (b,x=y=2.5) x 2 0 Cost of Execution Trace: Sum of costs: = 9 (a,x=0,y=2.5) 11

12 CORA Example: Aircraft Landing cost x <= 5 d+l*(t-t) x >= 4 x=5 e*(t-t) land! cost+=2 x <= 5 x <= 9 cost =3 cost =1 x=5 t E T land! L E earliest landing time T target time L latest time e cost rate for being early l cost rate for being late d fixed cost for being late Planes have to keep separation distance to avoid turbulences caused by preceding planes Runway Example: Aircraft Landing CORA 12

13 How CORA Works CORA Special variables in CORA: cost: the cost as mentioned heur: heuristic value to guide the search rem: lower bound on the remaining time to reach the goal Priced zones [CAV01] Guided search (with the heuristic variable) Branch & bound algorithm to prune the statespace from worse current solutions in practice much fewer states may be explored (compared to non-cost version) 13

Priced Timed Automata and Timed Games. Kim G. Larsen Aalborg University, DENMARK

Priced Timed Automata and Timed Games. Kim G. Larsen Aalborg University, DENMARK Priced Timed Automata and Timed Games Kim G. Larsen Aalborg University, DENMARK Scheduling Priced Timed Automata and Synthesis Timed Games Kim G. Larsen Aalborg University, DENMARK Overview Timed Automata

More information

Verification in Continuous Time Recent Advances

Verification in Continuous Time Recent Advances Verification in Continuous Time Recent Advances Hongyang Qu Department of Automatic Control and Systems Engineering University of Sheffield 10 March 2017 Outline Motivation Probabilistic models Real-time

More information

Uppaal Stratego. Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist

Uppaal Stratego. Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist Uppaal Stratego Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist Department of Computer Science, Aalborg University, Selma Lagerlöfs Vej 300, 9220 Aalborg

More information

Quasimodo. under uncertainty. Alexandre David & K.G Larsen & Aalborg University, DK.

Quasimodo. under uncertainty. Alexandre David & K.G Larsen & Aalborg University, DK. Quasimodo Testing real-time systems under uncertainty Alexandre David & K.G Larsen & & Shuhaoh Li & Bi Brian Nielsen Aalborg University, DK bnielsen@cs.aau.dk FMCO, Graz, December 1, 2010 Page 1 Automated

More information

Editor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.

Editor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer. TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,

More information

From Timed Automata to Stochastic Hybrid Games

From Timed Automata to Stochastic Hybrid Games From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Analysis, Optimization, Synthesis, and Machine Learning Kim G. Larsen Aalborg University, DENMARK Topics Timed Automata Decidability

More information

Developing Uppaal over 15 Years

Developing Uppaal over 15 Years Developing Uppaal over 15 Years Gerd Behrmann 1, Alexandre David 2, Kim Guldstrand Larsen 2, Paul Pettersson 3, and Wang Yi 4 1 NORDUnet A/S, Copenhagen, Denmark 2 Department of Computer Science, Aalborg

More information

TIMES A Tool for Modelling and Implementation of Embedded Systems

TIMES A Tool for Modelling and Implementation of Embedded Systems TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.

More information

UPPAAL. Verification Engine, Options & Patterns. Alexandre David

UPPAAL. Verification Engine, Options & Patterns. Alexandre David UPPAAL Verification Engine, Options & Patterns Alexandre David 1.2.05 Outline UPPAAL Modelling Language Specification Language UPPAAL Verification Engine Symbolic exploration algorithm Zones & DBMs Verification

More information

Overview of Timed Automata and UPPAAL

Overview of Timed Automata and UPPAAL Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed

More information

A game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian

A game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian Aalborg Universitet A game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian Published in: Design, Automation and Test in Europe DOI (link

More information

Towards Compositional Testing of Real-Time Systems

Towards Compositional Testing of Real-Time Systems Towards Compositional Testing of Real-Time Systems Kim G Larsen, Axel Legay, Marius Mikucionis, Brian Nielsen, Ulrik Nyman Aalborg University, DENMARK Compositional Testing Integration of fully conformant

More information

Real Time Software PROBLEM SETTING. Real Time Systems. Real Time Systems. Who is Who in Timed Systems. Real Time Systems

Real Time Software PROBLEM SETTING. Real Time Systems. Real Time Systems. Who is Who in Timed Systems. Real Time Systems Schedulability Analysis of Timed Systems with contributions from PROBLEM SETTING Tobias Amnell, Elena Fersma, John Håkansson, Pavel Kracal, Leonid Mokrushine, Christer Nordström, Paul Pettersson and Anders

More information

A Test Case Generation Algorithm for Real-Time Systems

A Test Case Generation Algorithm for Real-Time Systems A Test Case Generation Algorithm for Real-Time Systems Anders Hessel and Paul Pettersson Department of Information Technology Uppsala University, P.O. Box 337 SE-751 05 Uppsala, Sweden {hessel,paupet}@it.uu.se

More information

Efficient Synthesis of Production Schedules by Optimization of Timed Automata

Efficient Synthesis of Production Schedules by Optimization of Timed Automata Efficient Synthesis of Production Schedules by Optimization of Timed Automata Inga Krause Institute of Automatic Control Engineering Technische Universität München inga.krause@mytum.de Joint Advanced Student

More information

An Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati

An Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati An Introduction to UPPAAL Purandar Bhaduri Dept. of CSE IIT Guwahati Email: pbhaduri@iitg.ernet.in OUTLINE Introduction Timed Automata UPPAAL Example: Train Gate Example: Task Scheduling Introduction UPPAAL:

More information

Model-based GUI testing using Uppaal at NOVO Nordisk

Model-based GUI testing using Uppaal at NOVO Nordisk Model-based GUI testing using Uppaal at NOVO Nordisk Ulrik H. Hjort 2, Jacob Illum 1, Kim G. Larsen 1, Michael A. Petersen 2, and Arne Skou 1 1 Department of Computer Science, Aalborg University, Denmark

More information

Verification Options. To Store Or Not To Store? Inside the UPPAAL tool. Inactive (passive) Clock Reduction. Global Reduction

Verification Options. To Store Or Not To Store? Inside the UPPAAL tool. Inactive (passive) Clock Reduction. Global Reduction Inside the UPPAAL tool Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Termination Verification Otions Verification

More information

Timed Automata: Semantics, Algorithms and Tools

Timed Automata: Semantics, Algorithms and Tools Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University Email: {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related

More information

Timed Automata From Theory to Implementation

Timed Automata From Theory to Implementation Timed Automata From Theory to Implementation Patricia Bouyer LSV CNRS & ENS de Cachan France Chennai january 2003 Timed Automata From Theory to Implementation p.1 Roadmap Timed automata, decidability issues

More information

Lecture 2. Decidability and Verification

Lecture 2. Decidability and Verification Lecture 2. Decidability and Verification model temporal property Model Checker yes error-trace Advantages Automated formal verification, Effective debugging tool Moderate industrial success In-house groups:

More information

plant OUTLINE The Same Goal: Reliable Controllers Who is Who in Real Time Systems

plant OUTLINE The Same Goal: Reliable Controllers Who is Who in Real Time Systems OUTLINE Introduction Lecture 1: Motivation, examples, problems to solve Modeling and Verication of Timed Systems Lecture 2: Timed automata, and timed automata in UAAL Lecture 3: Symbolic verification:

More information

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics

More information

Fachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts

Fachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts 2.3 Timed Automata and Real-Time Statecharts Develop a BOOK RATING APP and win awesome prizes! The creators of the best submissions will be invited to an exclusive party in February

More information

Formal modelling and verification in UPPAAL

Formal modelling and verification in UPPAAL Budapest University of Technology and Economics Department of Measurement and Information Systems Fault Tolerant Systems Research Group Critical Embedded Systems Formal modelling and verification in UPPAAL

More information

Automated Formal Methods for Embedded Systems

Automated Formal Methods for Embedded Systems Automated Formal Methods for Embedded Systems Bernd Finkbeiner Universität des Saarlandes Reactive Systems Group 2011/02/03 Bernd Finkbeiner (UdS) Embedded Systems 2011/02/03 1 / 48 Automated Formal Methods

More information

C 2 E 2 U S E R S G U I D E

C 2 E 2 U S E R S G U I D E PA R A S A R A S R I D H A R D U G G I R A L A, M AT T H E W P O T O K, S AYA N M I T R A, A N D M A H E S H V I S W A N AT H A N C 2 E 2 U S E R S G U I D E Copyright 2014 Parasara Sridhar Duggirala,

More information

To Store or Not To Store

To Store or Not To Store To Store or Not To Store Radek Pelánek Masaryk University, Brno Gerd Behrmann, Kim G. Larsen Aalborg University To Store or Not To Store p.1/24 Reachability Problem Model: networks of timed automata with

More information

Lecture 9: Reachability

Lecture 9: Reachability Lecture 9: Reachability Outline of Lecture Reachability General Transition Systems Algorithms for Reachability Safety through Reachability Backward Reachability Algorithm Given hybrid automaton H : set

More information

PRISM-games 2.0: A Tool for Multi-Objective Strategy Synthesis for Stochastic Games

PRISM-games 2.0: A Tool for Multi-Objective Strategy Synthesis for Stochastic Games PRISM-games 2.0: A Tool for Multi-Objective Strategy Synthesis for Stochastic Games Marta Kwiatkowska 1, David Parker 2, and Clemens Wiltsche 1 1 Department of Computer Science, University of Oxford, UK

More information

Further Topics in Modelling & Verification

Further Topics in Modelling & Verification Further Topics in Modelling & Verification Thursday Oct 09, 2014 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/34 Recap: Timed automata (TA) 2/34 Recap: Properties 3/34 Questions about TA

More information

Quantitative analysis of real-time systems

Quantitative analysis of real-time systems Quantitative analysis of real-time systems Patricia Bouyer bouyer@lsv.ens-cachan.fr Kim G. Larsen kgl@cs.aau.dk LSV CNRS & ENS Cachan 6 avenue du Président Wilson 9 Cachan France Uli Fahrenberg uli@cs.aau.dk

More information

More on Verification and Model Checking

More on Verification and Model Checking More on Verification and Model Checking Wednesday Oct 07, 2015 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/60 Course fair! 2/60 Exam st October 21, 8:00 13:00 If you want to participate,

More information

Automatic synthesis of switching controllers for linear hybrid systems: Reachability control

Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Massimo Benerecetti and Marco Faella Università di Napoli Federico II, Italy Abstract. We consider the problem

More information

PRISM An overview. automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation,

PRISM An overview. automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation, PRISM An overview PRISM is a probabilistic model checker automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation, Construction/analysis of probabilistic

More information

Symbolic and Statistical Model Checking in UPPAAL

Symbolic and Statistical Model Checking in UPPAAL Symbolic and Statistical Model Checking in UPPAAL Alexandre David Kim G. Larsen Marius Mikucionis, Peter Bulychev, Axel Legay, Dehui Du, Guangyuan Li, Danny B. Poulsen, Amélie Stainer, Zheng Wang CAV11,

More information

Real-Time Model Checking on Secondary Storage

Real-Time Model Checking on Secondary Storage Real-Time Model Checking on Secondary Storage Stefan Edelkamp and Shahid Jabbar University of Dortmund Otto-Hahn Straße 14 Germany {stefan.edelkamp,shahid.jabbar}@cs.uni-dortmund.de Abstract. In this paper,

More information

want turn==me wait req2==0

want turn==me wait req2==0 Uppaal2k: Small Tutorial Λ 16 October 2002 1 Introduction This document is intended to be used by new comers to Uppaal and verification. Students or engineers with little background in formal methods should

More information

Real-Time Model Checking on Secondary Storage

Real-Time Model Checking on Secondary Storage Real-Time Model Checking on Secondary Storage Stefan Edelkamp and Shahid Jabbar University of Dortmund Otto-Hahn Straße 14 Germany {stefan.edelkamp,shahid.jabbar}@cs.uni-dortmund.de Abstract. In this paper,

More information

Temporal Logic and Timed Automata

Temporal Logic and Timed Automata Information Systems Analysis Temporal Logic and Timed Automata (5) UPPAAL timed automata Paweł Głuchowski, Wrocław University of Technology version 2.3 Contents of the lecture Tools for automatic verification

More information

An MTBDD-based Implementation of Forward Reachability for Probabilistic Timed Automata

An MTBDD-based Implementation of Forward Reachability for Probabilistic Timed Automata An MTBDD-based Implementation of Forward Reachability for Probabilistic Timed Automata Fuzhi Wang and Marta Kwiatkowska School of Computer Science, University of Birmingham, Birmingham B15 2TT, United

More information

UPPAAL. Validation and Verication of Real Time Systems. Status & Developments y. Abstract

UPPAAL. Validation and Verication of Real Time Systems. Status & Developments y. Abstract UPPAAL Validation and Verication of Real Time Systems Status & Developments y Kim G Larsen z Paul Pettersson x Wang Yi x Abstract Uppaal is a tool box for validation (via graphical simulation) and verication

More information

Software Testing IV. Prof. Dr. Holger Schlingloff. Humboldt-Universität zu Berlin

Software Testing IV. Prof. Dr. Holger Schlingloff. Humboldt-Universität zu Berlin Software Testing IV Prof. Dr. Holger Schlingloff Humboldt-Universität zu Berlin and Fraunhofer Institute of Computer Architecture and Software Technology FIRST Outline of this Lecture Series 2006/11/24:

More information

PRISM 4.0: Verification of Probabilistic Real-Time Systems

PRISM 4.0: Verification of Probabilistic Real-Time Systems PRISM 4.0: Verification of Probabilistic Real-Time Systems Marta Kwiatkowska 1,GethinNorman 2,andDavidParker 1 1 Department of Computer Science, University of Oxford, Oxford, OX1 3QD, UK 2 School of Computing

More information

RT-Studio: A tool for modular design and analysis of realtime systems using Interpreted Time Petri Nets

RT-Studio: A tool for modular design and analysis of realtime systems using Interpreted Time Petri Nets RT-Studio: A tool for modular design and analysis of realtime systems using Interpreted Time Petri Nets Rachid Hadjidj and Hanifa Boucheneb Abstract. RT-Studio (Real Time Studio) is an integrated environment

More information

Ian Mitchell. Department of Computer Science The University of British Columbia

Ian Mitchell. Department of Computer Science The University of British Columbia CPSC 542D: Level Set Methods Dynamic Implicit Surfaces and the Hamilton-Jacobi Equation or What Water Simulation, Robot Path Planning and Aircraft Collision Avoidance Have in Common Ian Mitchell Department

More information

Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models

Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University

More information

TAPAAL: Editor, Simulator and Verifier of Timed-Arc Petri Nets

TAPAAL: Editor, Simulator and Verifier of Timed-Arc Petri Nets TAPAAL: Editor, Simulator and Verifier of Timed-Arc Petri Nets Joakim Byg, Kenneth Yrke Jørgensen, and Jiří Srba Department of Computer Science, Aalborg University, Selma Lagerlöfs Vej 300, 9220 Aalborg

More information

Improved BDD-based Discrete Analysis of Timed Systems

Improved BDD-based Discrete Analysis of Timed Systems Improved BDD-based Discrete Analysis of Timed Systems Truong Khanh Nguyen 1, Jun Sun 2, Yang Liu 1, Jin Song Dong 1 and Yan Liu 1 1 School of Computing National University of Singapore 2 Information System

More information

TiPEX: A Tool Chain for Timed Property Enforcement During execution

TiPEX: A Tool Chain for Timed Property Enforcement During execution TiPEX: A Tool Chain for Timed Property Enforcement During execution Srinivas Pinisetty, Yliès Falcone, Thierry Jéron, Hervé Marchand To cite this version: Srinivas Pinisetty, Yliès Falcone, Thierry Jéron,

More information

ECDAR: An Environment for Compositional Design and Analysis of Real Time Systems

ECDAR: An Environment for Compositional Design and Analysis of Real Time Systems ECDAR: An Environment for Compositional Design and Analysis of Real Time Systems AlexandreDavid 1,Kim.G.Larsen 1,AxelLegay 2, UlrikNyman 1,AndrzejWąsowski 3 1 ComputerScience,AalborgUniversity,Denmark

More information

Reach Sets and the Hamilton-Jacobi Equation

Reach Sets and the Hamilton-Jacobi Equation Reach Sets and the Hamilton-Jacobi Equation Ian Mitchell Department of Computer Science The University of British Columbia Joint work with Alex Bayen, Meeko Oishi & Claire Tomlin (Stanford) research supported

More information

By: Chaitanya Settaluri Devendra Kalia

By: Chaitanya Settaluri Devendra Kalia By: Chaitanya Settaluri Devendra Kalia What is an embedded system? An embedded system Uses a controller to perform some function Is not perceived as a computer Software is used for features and flexibility

More information

Automated Refinement Checking of Asynchronous Processes. Rajeev Alur. University of Pennsylvania

Automated Refinement Checking of Asynchronous Processes. Rajeev Alur. University of Pennsylvania Automated Refinement Checking of Asynchronous Processes Rajeev Alur University of Pennsylvania www.cis.upenn.edu/~alur/ Intel Formal Verification Seminar, July 2001 Problem Refinement Checking Given two

More information

SCHEDULING LACQUER PRODUCTION BY REACHABILITY ANALYSIS - A CASE STUDY 1

SCHEDULING LACQUER PRODUCTION BY REACHABILITY ANALYSIS - A CASE STUDY 1 SCHEDULING LACQUER PRODUCTION BY REACHABILITY ANALYSIS - A CASE STUDY 1 Gerd Behrmann Ed Brinksma Martijn Hendriks Angelika Mader Aalborg University, Denmark University of Twente, The Netherlands University

More information

Modeling and Analysis of Fischer s Algorithm

Modeling and Analysis of Fischer s Algorithm Processes and Data, Department of Computer Science, Swansea University Vino - July 2011 Today s Talk 1. Mutual Exclusion Algorithms (recap) 2. Fischer s Algorithm 3. Modeling Fischer s Algorithm 4. Analysis

More information

The UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN

The UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The UPPAAL Model Checker Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The aim of this presentation Introduce the basic concepts of model checking from a practical perspective Describe

More information

Black-Box Components using Abstraction

Black-Box Components using Abstraction Generating Models of Black-Box Components using Abstraction Bengt Jonsson Uppsala University Joint work with Fides Aarts 1, Falk Howar 2, Bernhard Steffen 2, Johan Uijen 1 1: Radboud University, Nijmegen

More information

CAV th July 2013 Saint Petersburg, Russia. PSyHCoS. Parameter Synthesis for Hierarchical Concurrent Real-Time Systems

CAV th July 2013 Saint Petersburg, Russia. PSyHCoS. Parameter Synthesis for Hierarchical Concurrent Real-Time Systems CAV 2013 18th July 2013 Saint Petersburg, Russia PSyHCoS Parameter Synthesis for Hierarchical Concurrent Real-Time Systems Étienne André, Yang Liu, Jun Sun, Jin Song Dong, Shang-Wei Lin Temasek Laboratories

More information

Statistical Model Checking in UPPAAL

Statistical Model Checking in UPPAAL Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Marius Mikucionis Axel Legay, Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS

More information

Technical Report

Technical Report Technical Report 2014-619 Title: Synthesis of a Reconfiguration Service for Mixed-Criticality Multi-Core Systems Authors: Md Tawhid Bin Waez, Andrzej Wasowski, Juergen Dingel, Karen Rudie School of Computing

More information

Proceedings of the Automated Verification of Critical Systems (AVoCS 2013)

Proceedings of the Automated Verification of Critical Systems (AVoCS 2013) Electronic Communications of the EASST Volume 66 (2013) Proceedings of the Automated Verification of Critical Systems (AVoCS 2013) Fully Symbolic TCTL Model Checking for Incomplete Timed Systems 1 Georges

More information

Stochastic Games for Verification of Probabilistic Timed Automata

Stochastic Games for Verification of Probabilistic Timed Automata Stochastic ames for Verification of Probabilistic Timed Automata Marta Kwiatkowska, ethin Norman, and David Parker Oxford University Computing Laboratory, Parks Road, Oxford, OX1 3QD Abstract. Probabilistic

More information

Efficiency. Narrowbanding / Local Level Set Projections

Efficiency. Narrowbanding / Local Level Set Projections Efficiency Narrowbanding / Local Level Set Projections Reducing the Cost of Level Set Methods Solve Hamilton-Jacobi equation only in a band near interface Computational detail: handling stencils near edge

More information

Monotonicity. Admissible Search: That finds the shortest path to the Goal. Monotonicity: local admissibility is called MONOTONICITY

Monotonicity. Admissible Search: That finds the shortest path to the Goal. Monotonicity: local admissibility is called MONOTONICITY Monotonicity Admissible Search: That finds the shortest path to the Goal Monotonicity: local admissibility is called MONOTONICITY This property ensures consistently minimal path to each state they encounter

More information

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph:

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph: System Design&Methodologies Fö - 1 System Design&Methodologies Fö - 2 Petri Nets 1. Basic Petri Net Model 2. Properties and Analysis of Petri Nets 3. Extended Petri Net Models Petri Nets Systems are specified

More information

Overview of SRI s. Lee Pike. June 3, 2005 Overview of SRI s. Symbolic Analysis Laboratory (SAL) Lee Pike

Overview of SRI s. Lee Pike. June 3, 2005 Overview of SRI s. Symbolic Analysis Laboratory (SAL) Lee Pike June 3, 2005 lee.s.pike@nasa.gov Model-Checking 101 Model-checking is a way automatically to verify hardware or software. For a property P, A Model-checking program checks to ensure that every state on

More information

Chapter 3: Search. c D. Poole, A. Mackworth 2010, W. Menzel 2015 Artificial Intelligence, Chapter 3, Page 1

Chapter 3: Search. c D. Poole, A. Mackworth 2010, W. Menzel 2015 Artificial Intelligence, Chapter 3, Page 1 Chapter 3: Search c D. Poole, A. Mackworth 2010, W. Menzel 2015 Artificial Intelligence, Chapter 3, Page 1 Searching Often we are not given an algorithm to solve a problem, but only a specification of

More information

A Loop Acceleration Technique to Speed Up Verification of Automatically-Generated Plans

A Loop Acceleration Technique to Speed Up Verification of Automatically-Generated Plans Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) A Loop Acceleration Technique to Speed Up Verification of Automatically-Generated Plans Robert P. Goldman and Michael

More information

Hierarchical Composition and Abstraction In Architecture Models

Hierarchical Composition and Abstraction In Architecture Models Hierarchical Composition and Abstraction In Architecture Models Pam Binns and Steve Vestal Honeywell Labs {pam.binns, steve.vestal}@honeywell.com Supported by the Air Force Office of Scientific Research

More information

A Tutorial on Uppaal

A Tutorial on Uppaal A Tutorial on Uppaal Updated 25th October 2005 Gerd Behrmann, Alexandre David, and Kim G. Larsen Department of Computer Science, Aalborg University, Denmark {behrmann,adavid,kgl}@cs.auc.dk. Abstract. This

More information

ALASKA Antichains for Logic, Automata and Symbolic Kripke structures Analysis

ALASKA Antichains for Logic, Automata and Symbolic Kripke structures Analysis ALASKA Antichains for Logic, Automata and Symbolic Kripke structures Analysis M. De Wulf 1, L. Doyen 2, N. Maquet 1 and J.-F. Raskin 1 1 Université Libre de Bruxelles (ULB), Belgium 2 École Polytechnique

More information

Formal Verification of Intelligent Systems Modeled as Decision Procedures. Siddhartha Bhattacharyya, Thomas C. Eskridge and Marco Carvalho

Formal Verification of Intelligent Systems Modeled as Decision Procedures. Siddhartha Bhattacharyya, Thomas C. Eskridge and Marco Carvalho Formal Verification of Intelligent Systems Modeled as Decision Procedures Siddhartha Bhattacharyya, Thomas C. Eskridge and Marco Carvalho Motivation Autonomous agents are controlling or coordinating autonomous

More information

4. Lexical and Syntax Analysis

4. Lexical and Syntax Analysis 4. Lexical and Syntax Analysis 4.1 Introduction Language implementation systems must analyze source code, regardless of the specific implementation approach Nearly all syntax analysis is based on a formal

More information

Timed Automata Based Scheduling for a Miniature Pipeless Plant with Mobile Robots *

Timed Automata Based Scheduling for a Miniature Pipeless Plant with Mobile Robots * Timed Automata Based Scheduling for a Miniature Pipeless Plant with Mobile Robots * Christian Schoppmeyer, Martin Hüfner, Subanatarajan Subbiah, and Sebastian Engell Abstract In this contribution we present

More information

Towards Generation of Adaptive Test Cases from Partial Models of Determinized Timed Automata

Towards Generation of Adaptive Test Cases from Partial Models of Determinized Timed Automata Towards Generation of Adaptive Test Cases from Partial Models of Determinized Timed Automata Bernhard K. Aichernig and Florian Lorber Institute for Software Technology, Graz University of Technology, Austria

More information

Statistical Model Checking in UPPAAL

Statistical Model Checking in UPPAAL Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Axel Legay, Marius Mikucionis Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS

More information

Just-In-Time Certification

Just-In-Time Certification Just-In-Time Certification John Rushby Computer Science Laboratory SRI International Menlo Park, California, USA John Rushby, SR I Just-In-Time Certification: 1 Certification Provides assurance that deploying

More information

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,

More information

Reach Sets and the Hamilton-Jacobi Equation

Reach Sets and the Hamilton-Jacobi Equation Reach Sets and the Hamilton-Jacobi Equation Ian Mitchell Department of Computer Science The University of British Columbia Joint work with Alex Bayen, Meeko Oishi & Claire Tomlin (Stanford) research supported

More information

Under-Approximation Refinement for Timed Automata

Under-Approximation Refinement for Timed Automata Under-Approximation Refinement for Timed Automata Bachelor s thesis Natural Science Faculty of the University of Basel Department of Mathematics and Computer Science Artificial Intelligence http://ai.cs.unibas.ch/

More information

4. Lexical and Syntax Analysis

4. Lexical and Syntax Analysis 4. Lexical and Syntax Analysis 4.1 Introduction Language implementation systems must analyze source code, regardless of the specific implementation approach Nearly all syntax analysis is based on a formal

More information

Compositional Model Based Software Development

Compositional Model Based Software Development Compositional Model Based Software Development Prof. Dr. Bernhard Rumpe http://www.se-rwth.de/ Seite 2 Our Working Groups and Topics Automotive / Robotics Autonomous driving Functional architecture Variability

More information

2 after reception of a message from the sender, do one of two things: either the message is delivered to the receiver, or it is lost. The loss of a me

2 after reception of a message from the sender, do one of two things: either the message is delivered to the receiver, or it is lost. The loss of a me Protocol Verification using UPPAAL: Exercises? Lab assistant: Alexandre David Department of Computer Systems (room 1237, mailbox 26), Uppsala University, Box 325, S751 05, Uppsala. Phone: 018-18 73 41.

More information

A Toolchain for Home Automation Controller Development

A Toolchain for Home Automation Controller Development A Toolchain for Home Automation Controller Development Peter H. Dalsgaard, Thibaut Le Guilly, Daniel Middelhede, Petur Olsen, Thomas Pedersen, Anders P. Ravn, Arne Skou Department of Computer Science Aalborg

More information

Quantitative. Kim G. Larsen DENMARK

Quantitative. Kim G. Larsen DENMARK Quantitative Verification i and Synthesis, of Embedded Systemss Kim G. Larsen CISS Aalborg University DENMARK Embedded Systems sensors Plant Controller Program Continuous actuators Discrete Eg.: Realtime

More information

Introduction to the Case- Study: A Model-Checker

Introduction to the Case- Study: A Model-Checker Real stuff! Introduction to the Case- Study: A Model-Checker Alexandre David 1.2.05 http://www.cs.aau.dk/~adavid/teaching/mvp-08/ 1 Classification of Problems Computation is known in advance can divide

More information

Hamilton-Jacobi Equations for Optimal Control and Reachability

Hamilton-Jacobi Equations for Optimal Control and Reachability Hamilton-Jacobi Equations for Optimal Control and Reachability Ian Mitchell Department of Computer Science The University of British Columbia Outline Dynamic programming for discrete time optimal Hamilton-Jacobi

More information

We are looking for Post Doc Fellows and new Ph.D. Students in Uppsala. Networks of Real-Time Components (abstract view) Real Time Systems

We are looking for Post Doc Fellows and new Ph.D. Students in Uppsala. Networks of Real-Time Components (abstract view) Real Time Systems Commercial!! We are looking for Post Doc Fellows and new Ph.D. Students in Uppsala Send me a message if you are interested Wang Yi: yi@it.uu.se Schedulability Analysis of Timed Systems Wang Yi Uppsala

More information

Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata

Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata PhD Dissertation Yusi Ramadian Advisor : Luigi Palopoli Co advisor : Alessandro Cimatti 1 Real Time System Applications

More information

About the Authors... iii Introduction... xvii. Chapter 1: System Software... 1

About the Authors... iii Introduction... xvii. Chapter 1: System Software... 1 Table of Contents About the Authors... iii Introduction... xvii Chapter 1: System Software... 1 1.1 Concept of System Software... 2 Types of Software Programs... 2 Software Programs and the Computing Machine...

More information

Design and modeling techniques for real-time RTI time management ( 11S-SIW-045 )

Design and modeling techniques for real-time RTI time management ( 11S-SIW-045 ) Design and modeling techniques for real-time RTI time management ( 11S-SIW-045 ) Pierre Siron DMIA Department, Université de Toulouse, ISAE Jean-Baptiste Chaudron Eric Noulard ONERA/DTIM/SER ONERA, Centre

More information

Automated Synthesis of Reactive Controller for Software-defined Networks

Automated Synthesis of Reactive Controller for Software-defined Networks Automated Synthesis of Reactive Controller for Software-defined Networks Anduo Wang Salar Moarref Ufuk Topcu Boon Thau Loo Andre Scedrov University of Pennsylvania 1 Networks are complicated network operator

More information

Modeling and Analysis of Networked Embedded Systems using UPPAAL. Ezio Bartocci

Modeling and Analysis of Networked Embedded Systems using UPPAAL. Ezio Bartocci Modeling and Analysis of Networked Embedded Systems using UPPAAL Ezio Bartocci Overview Timed Automata in UPPAAL UPPAAL modeling language Declara5ons in UPPAAL Templates in UPPAAL Urgent Channels Broadcast

More information

Verification of UML State Diagrams using a Model Checker

Verification of UML State Diagrams using a Model Checker Verification of UML State Diagrams using a Model Checker A Manuscript Submitted to the Department of Computer Science and the Faculty of the University of Wisconsin-La Crosse La Crosse, Wisconsin by Yiwei

More information

Example 1: Give the coordinates of the points on the graph.

Example 1: Give the coordinates of the points on the graph. Ordered Pairs Often, to get an idea of the behavior of an equation, we will make a picture that represents the solutions to the equation. A graph gives us that picture. The rectangular coordinate plane,

More information

Formal Methods in CPS

Formal Methods in CPS Formal Methods in CPS A Computer Science Perspective Kim G. Larsen Aalborg University, DENMARK From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Evaluation and Synthesis Kim G.

More information

Unit 2: High-Level Synthesis

Unit 2: High-Level Synthesis Course contents Unit 2: High-Level Synthesis Hardware modeling Data flow Scheduling/allocation/assignment Reading Chapter 11 Unit 2 1 High-Level Synthesis (HLS) Hardware-description language (HDL) synthesis

More information

Automatic Test Generation and Mutation Analysis using UPPAAL SMC

Automatic Test Generation and Mutation Analysis using UPPAAL SMC Automatic Test Generation and Mutation Analysis using UPPAAL SMC Mälardalens Högskola Akademin för Innovation, Design och Teknik Jonatan Larsson JLN13010@student.mdh.se Bachelor of Computer Science 2017-06-04

More information

DSVerifier: A Bounded Model Checking Tool for Digital Systems

DSVerifier: A Bounded Model Checking Tool for Digital Systems DSVerifier: A Bounded Model Checking Tool for Digital Systems Hussama I. Ismail, Iury V. Bessa, Lucas C. Cordeiro, Eddie B. de Lima Filho and João E. Chaves Filho Electronic and Information Research Center

More information