Ed Warnicke, Cisco. Tomasz Zawadzki, Intel

Size: px
Start display at page:

Download "Ed Warnicke, Cisco. Tomasz Zawadzki, Intel"

Transcription

1 Ed Warnicke, Cisco Tomasz Zawadzki, Intel

2 Agenda SPDK iscsi target overview FD.io and VPP SPDK iscsi VPP integration Q&A 2

3 Notices & Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown." Implementation of these updates may make these results inapplicable to your device or system. Intel Advanced Vector Extensions (Intel AVX)* provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at Intel's compilers may or may not optimize to the same degree for non-intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction. Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate Intel Corporation. Intel, the Intel logo, and Intel Xeon are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as property of others.

4 4

5 Moving to Userspace Alternate solutions (RDMA) are moving in strides TCP/IP transport has been present for much longer There are still use cases for TCP/IP Even NVMe-oF transport will be using it in the future Intel Builders 5

6 SPDK iscsi target overview Using POSIX sockets for data path negates benefits of userspace storage services by: K E R NIC Driver Having syscalls go to kernel and back Adding back interrupts N E L S P L2/L3 MAC/IP L4 TCP Kernel A C E U POSIX sockets S E R iscsi target S P A C E Block Device Abstraction NVMe Driver SPDK Intel Builders 6

7 7

8 FD.io: The Universal Dataplane Project at Linux Foundation Multi-party Multi-project Software Dataplane High throughput Low Latency Feature Rich Resource Efficient Bare Metal/VM/Container Multiplatform Fd.io Scope: Network IO - NIC/vNIC <-> cores/threads Packet Processing Classify/Transform/Prioritize/Forward/Terminat e Dataplane Management Agents - ControlPlane Bare Metal/VM/Container Dataplane Management Agent Packet Processing Network IO FD.io Foundation 8

9 VPP Vector Packet Processing Compute Optimized SW Network Platform Bare-metal / VM / Container Dataplane Management Agent Packet Processing Network IO Packet Processing Software Platform High performance Linux user space Runs on compute CPUs: - And knows how to run them well! Shipping at volume in server & embedded products 9

10 VPP How does it work? Compute Optimized SW Network Platform 1 Packet processing is decomposed into a directed graph of nodes 2 packets move through graph nodes in vector 3 graph nodes are optimized to fit inside the instruction cache vhost-userinput af-packetinput dpdk-input Packet 0 Packet 1 Microprocessor arp-input cdp-input lldp-input mpls-input l2-input ip4-lookup* ip4-input ip4-lookupmulitcast ethernetinput...-nochecksum ip6-input Packet 2 Packet 3 Packet 4 Packet 5 Packet 6 Packet Instruction Cache Data Cache Packet 8 interfaceoutput ip4-loadbalance mpls-policyencap ip4-rewritetransit ip4- midchain Packet 9 Packet 10 4 packets are pre-fetched into the data cache. * Each graph node implements a micro-nf, a micro-networkfunction processing packets. Makes use of modern Intel Xeon Processor micro-architectures. Instruction cache & data cache always hot Minimized memory latency and usage.

11 VPP Architecture: Packet Processing Packet n Vector of n packets dpdkinput vhost-user-input ethernet-input af-packet-input Input Graph Node Graph Node Packet Processing Graph ip6-input ip4-input mpls-input arp-input ip6- lookup ip4- lookup ip6-rewrite ip6-local ip4-local ip4- rewrite

12 VPP Architecture: Splitting the Vector Packet n Vector of n packets dpdkinput vhost-user-input ethernet-input af-packet-input Input Graph Node Graph Node Packet Processing Graph ip6-input ip4-input mpls-input arp-input ip6- lookup ip4- lookup ip6-rewrite ip6-local ip4-local ip4- rewrite

13 VPP Architecture: Plugins Packet n Hardware Plugin Vector of n packets hw-accel-input dpdkinput vhost-user-input ethernet-input af-packet-input Input Graph Node Graph Node Packet Processing Graph Skip sftw nodes where work is done by hardware already ip6-rewrite ip6-input ip6- lookup ip6-local ip4-input ip4- lookup ip4-local mpls-input ip4- rewrite arp-input Plugin /usr/lib/vpp_plugins/foo.so custom-1 custom-2 custom-3 Plugins are: First class citizens That can: Add graph nodes Add API Rearrange the graph Can be built independently of VPP source tree

14 FD.io Foundation 14

15 K8s Networking Microservice: Contiv-VPP K8s Master Node Node Pod Pod Pod tapv2 Pod Pod Pod vet h Kubelet CNI CNI Kubelet Pod Pod Pod vet h Pod Pod Pod tapv2 VPP VPP Agent VPP Agent VPP Contiv-VPP vswitch CNF Pod Contiv-VPP IPv4/IPv6/SRv6 Network

16 Motivation: Container networking PID 1234 PID 4321 glibc send() recv() FIFO kernel FIFO TCP TCP IP (routing) IP (routing) device device FD.io Mini-Summit at KubeCon Europe 2018

17 Why not this? PID 1234 PID 4321 send() recv() FIFO FIFO Session TCP IP DPDK VPP FD.io Mini-Summit at KubeCon Europe 2018

18 VPP Host Stack App Binary API rx tx shm segment Session TCP IP, DPDK VPP FD.io Mini-Summit at KubeCon Europe 2018

19 VPP Host Stack: SVM FIFOs App Binary API rx tx shm segment Session TCP IP, DPDK VPP Allocated within shared memory segments with or without file backing (ssvm/memfd) Fixed position and size Lock free enqueue/dequeue but atomic size increment Option to dequeue/peek data Support for out-of-order data enqueues FD.io Mini-Summit at KubeCon Europe 2018

20 VPP Host Stack: TCP App Clean-slate implementation Complete state machine implementation Connection management and flow control (window management) Timers and retransmission, fast retransmit, SACK NewReno congestion control, SACK based fast recovery Checksum offloading Linux compatibility tested with IWL TCP protocol tester Binary API Session TCP IP, DPDK rx tx shm segment VPP FD.io Mini-Summit at KubeCon Europe 2018

21 SPDK w/ VPP Host Stack: More network option iscsi/spdk App Binary API rx tx shm segment Session IPv4, IPv6 Bridging/Routing MPLSoX, SRv6 VXLAN{-GPE}, Geneve, GRE Much much more TCP IP, DPDK VPP SCTP UDP TLS FD.io Mini-Summit at KubeCon Europe 2018

22 Future: Storage Unified Storage/Networking Graph - Unified Storage Networking Graph allows hyper efficient processing of blocks to packets and packets to blocks - Avoid copies - Avoid cache misses - Utilize other VPP performance tricks - Most Storage IO is connected to Network IO - Can extend with additional protocols like ROCEv2 arp-input cdp-input lldp-input mpls-input l2-input ip4-lookup* dpdk-input ip4-input vhost-userinput af-packetinput ip4-lookupmulitcast ethernetinput...-nochecksum spdk-input ip6-input tcp-output block processing iscsi ROCEv2 ip4-loadbalance mpls-policyencap ip4-rewritetransit ip4- midchain interfaceoutput FD.io Foundation 22

23 23

24 iscsi target architecture Extension K E R N E L S P A C E U S E R NIC Driver L2/L3 MAC/IP L4 TCP POSIX sockets iscsi target Kernel DPDK NIC Driver VPP Graph nodes TCP host stack VPP API iscsi target VPP U S E R S P A C E S P A C E Block Device Abstraction NVMe Driver SPDK Block Device Abstraction NVMe Driver SPDK Network Services API Storage Services Intel Builders 24

25 iscsi target architecture with VPP SPDK iscsi target is using VPP Communications Library (VCL): No kernel syscalls from top to bottom Better CPU utilization Extensive VPP networking capabilities available USERSPACE PROCESS USERSPACE PROCESS DPDK NIC Driver VPP Graph nodes TCP host stack VPP Shared memory VCL API iscsi target Block Device Abstraction NVMe Driver SPDK Network Services API Storage Services Intel Builders 25

26 net framework abstraction iscsi target is not aware of socket types used All net framework types can be used at the same Kernel VPP time POSIX sockets VPP API POSIX sockets are still available VPP support - optional at compile time Enables usage in other libraries in the future iscsi target Net framework NVMe-oF target SPDK (such as NVMe-oF target) Planned API Storage Services Intel Builders 26

27 VPP integration Key steps for running SPDK iscsi target with VPP: 1. Build SPDK with VPP support 2. Run VPP process 3. Configure interfaces using VPPCTL utility 4. Start SPDK iscsi target, which can now utilize VPP interfaces All configuration steps can be found on spdk.io iscsi target documentation Intel Builders 27

28 What about performance DATA? Intel Builders 28

29

30 Backup 30

31

VPP Host Stack. TCP and Session Layers. Florin Coras, Dave Barach, Keith Burns, Dave Wallace

VPP Host Stack. TCP and Session Layers. Florin Coras, Dave Barach, Keith Burns, Dave Wallace Host Stack and Layers Florin Coras, Dave Barach, Keith Burns, Dave Wallace - A Universal Terabit Network Platform For Native Cloud Network Services Most Efficient on the Planet EFFICIENCY Superior Performance

More information

Jim Harris. Principal Software Engineer. Intel Data Center Group

Jim Harris. Principal Software Engineer. Intel Data Center Group Jim Harris Principal Software Engineer Intel Data Center Group Notices & Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or

More information

Accelerate Cloud Native with FD.io

Accelerate Cloud Native with FD.io Accelerate Cloud Native with FDio Naoyuki Mori, Ping Yu, Kinsella Ray, Hongjun Ni Intel Agenda FDio*: Cloud native acceleration framework Acceleration of Envoy with FDio* TCP and QAT Acceleration of Load

More information

Building high performance network functions in VPP. Ole Trøan, VPP contributor FOSDEM 2018

Building high performance network functions in VPP. Ole Trøan, VPP contributor FOSDEM 2018 Building high performance network functions in VPP Ole Trøan, ot@cisco.com, VPP contributor FOSDEM 2018 1 2 This talk? Goal: Make you into VPP developers Agenda: VPP architecture An example decomposed

More information

A Universal Terabit Network Dataplane

A Universal Terabit Network Dataplane A Universal Terabit Network Dataplane FastData.io Project th of July 07: material developed for Intel Purley Scalable Processor launch. Video clip version: https://www.youtube.com/watch?v=alj0xlevv. Accompanying

More information

VPP Host Stack. Transport and Session Layers. Florin Coras, Dave Barach

VPP Host Stack. Transport and Session Layers. Florin Coras, Dave Barach Host Stack Transport and Layers Florin Coras, Dave Barach - A Universal Terabit Network Platform For Native Cloud Network Services Most Efficient on the Planet EFFICIENCY Superior Performance PERFORMANCE

More information

A Universal Dataplane. FastData.io Project

A Universal Dataplane. FastData.io Project A Universal Dataplane FastData.io Project : A Universal Dataplane Platform for Native Cloud Network Services EFFICIENCY Most Efficient on the Planet Superior Performance PERFORMANCE Flexible and Extensible

More information

FD.io VPP & Ligato Use Cases. Contiv-VPP CNI plugin for Kubernetes IPSEC VPN gateway

FD.io VPP & Ligato Use Cases. Contiv-VPP CNI plugin for Kubernetes IPSEC VPN gateway FD.io & Ligato Use Cases Contiv- CNI plugin for Kubernetes IPSEC VPN gateway Project at Linux Foundation Multi-party Multi-project Software Dataplane High throughput Low Latency Feature Rich Resource Efficient

More information

VPP Host Stack. Transport and Session Layers. Florin Coras, Dave Barach, Keith Burns, Dave Wallace

VPP Host Stack. Transport and Session Layers. Florin Coras, Dave Barach, Keith Burns, Dave Wallace Host Stack Transport and Layers Florin Coras, Dave Barach, Keith Burns, Dave Wallace - A Universal Terabit Network Platform For Native Cloud Network Services Most Efficient on the Planet EFFICIENCY Superior

More information

NVMe Over Fabrics: Scaling Up With The Storage Performance Development Kit

NVMe Over Fabrics: Scaling Up With The Storage Performance Development Kit NVMe Over Fabrics: Scaling Up With The Storage Performance Development Kit Ben Walker Data Center Group Intel Corporation 2018 Storage Developer Conference. Intel Corporation. All Rights Reserved. 1 Notices

More information

Intel Architecture 2S Server Tioga Pass Performance and Power Optimization

Intel Architecture 2S Server Tioga Pass Performance and Power Optimization Intel Architecture 2S Server Tioga Pass Performance and Power Optimization Terry Trausch/Platform Architect/Intel Inc. Whitney Zhao/HW Engineer/Facebook Inc. Agenda Tioga Pass Feature Overview Intel Xeon

More information

Jim Harris. Principal Software Engineer. Data Center Group

Jim Harris. Principal Software Engineer. Data Center Group Jim Harris Principal Software Engineer Data Center Group Notices and Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service

More information

THE STORAGE PERFORMANCE DEVELOPMENT KIT AND NVME-OF

THE STORAGE PERFORMANCE DEVELOPMENT KIT AND NVME-OF 14th ANNUAL WORKSHOP 2018 THE STORAGE PERFORMANCE DEVELOPMENT KIT AND NVME-OF Paul Luse Intel Corporation Apr 2018 AGENDA Storage Performance Development Kit What is SPDK? The SPDK Community Why are so

More information

SPDK China Summit Ziye Yang. Senior Software Engineer. Network Platforms Group, Intel Corporation

SPDK China Summit Ziye Yang. Senior Software Engineer. Network Platforms Group, Intel Corporation SPDK China Summit 2018 Ziye Yang Senior Software Engineer Network Platforms Group, Intel Corporation Agenda SPDK programming framework Accelerated NVMe-oF via SPDK Conclusion 2 Agenda SPDK programming

More information

Changpeng Liu. Cloud Storage Software Engineer. Intel Data Center Group

Changpeng Liu. Cloud Storage Software Engineer. Intel Data Center Group Changpeng Liu Cloud Storage Software Engineer Intel Data Center Group Notices & Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software

More information

Accelerating NVMe I/Os in Virtual Machine via SPDK vhost* Solution Ziye Yang, Changpeng Liu Senior software Engineer Intel

Accelerating NVMe I/Os in Virtual Machine via SPDK vhost* Solution Ziye Yang, Changpeng Liu Senior software Engineer Intel Accelerating NVMe I/Os in Virtual Machine via SPDK vhost* Solution Ziye Yang, Changpeng Liu Senior software Engineer Intel @optimistyzy Notices & Disclaimers Intel technologies features and benefits depend

More information

Changpeng Liu. Senior Storage Software Engineer. Intel Data Center Group

Changpeng Liu. Senior Storage Software Engineer. Intel Data Center Group Changpeng Liu Senior Storage Software Engineer Intel Data Center Group Legal Notices and Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware,

More information

A Brief Guide to Virtual Switching Franck Baudin (Red Hat) Billy O Mahony (Intel)

A Brief Guide to Virtual Switching Franck Baudin (Red Hat) Billy O Mahony (Intel) A Brief Guide to Virtual Switching Franck Baudin (Red Hat) Billy O Mahony (Intel) vswitching: Different Use Cases Enterprise Data Center Manageability Console Telco Network Infrastructure Larger Packet

More information

FD.io : The Universal Dataplane

FD.io : The Universal Dataplane FD.io : The Universal Dataplane Ray Kinsella & Hongjun Ni March 2018 Legal Disclaimers Intel technologies may require enabled hardware, specific software, or services activation. Check with your system

More information

High Performance Cloud-native Networking K8s Unleashing FD.io

High Performance Cloud-native Networking K8s Unleashing FD.io High Performance Cloud-native Networking K8s Unleashing FD.io Giles Heron Principal Engineer, Cisco giheron@cisco.com Maciek Konstantynowicz FD.io CSIT Project Lead Distinguished Engineer, Cisco mkonstan@cisco.com

More information

Daniel Verkamp, Software Engineer

Daniel Verkamp, Software Engineer Daniel Verkamp, Software Engineer Notices and Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn

More information

Munara Tolubaeva Technical Consulting Engineer. 3D XPoint is a trademark of Intel Corporation in the U.S. and/or other countries.

Munara Tolubaeva Technical Consulting Engineer. 3D XPoint is a trademark of Intel Corporation in the U.S. and/or other countries. Munara Tolubaeva Technical Consulting Engineer 3D XPoint is a trademark of Intel Corporation in the U.S. and/or other countries. notices and disclaimers Intel technologies features and benefits depend

More information

Empower Diverse Open Transport Layer Protocols in Cloud Networking GEORGE ZHAO DIRECTOR OSS & ECOSYSTEM, HUAWEI

Empower Diverse Open Transport Layer Protocols in Cloud Networking GEORGE ZHAO DIRECTOR OSS & ECOSYSTEM, HUAWEI Empower Diverse Open Transport Layer Protocols in Cloud Networking GEORGE ZHAO DIRECTOR OSS & ECOSYSTEM, HUAWEI Agenda FD.io Introduction Challenges in Container & Cloud Native Apps Proposed Solutions

More information

Cisco Ultra Packet Core High Performance AND Features. Aeneas Dodd-Noble, Principal Engineer Daniel Walton, Director of Engineering October 18, 2018

Cisco Ultra Packet Core High Performance AND Features. Aeneas Dodd-Noble, Principal Engineer Daniel Walton, Director of Engineering October 18, 2018 Cisco Ultra Packet Core High Performance AND Features Aeneas Dodd-Noble, Principal Engineer Daniel Walton, Director of Engineering October 18, 2018 The World s Top Networks Rely On Cisco Ultra 90+ 300M

More information

OPENSHMEM AND OFI: BETTER TOGETHER

OPENSHMEM AND OFI: BETTER TOGETHER 4th ANNUAL WORKSHOP 208 OPENSHMEM AND OFI: BETTER TOGETHER James Dinan, David Ozog, and Kayla Seager Intel Corporation [ April, 208 ] NOTICES AND DISCLAIMERS Intel technologies features and benefits depend

More information

CICN Community Information-Centric Networking

CICN Community Information-Centric Networking CICN Community Information-Centric Networking : The Universal Dataplane Project at Linux Foundation Multi-party Multi-project Software Dataplane High throughput Low Latency Feature Rich Resource Efficient

More information

The Work of Containerized NFV Infrastructure on Arm Platform

The Work of Containerized NFV Infrastructure on Arm Platform The Work of Containerized NFV Infrastructure on Arm Platform Trevor Tao Tokyo 2018-06-21 Agenda Background Data Plane Acceleration on Arm Advanced CNI plugins and Use Case for Container

More information

Andreas Schneider. Markus Leberecht. Senior Cloud Solution Architect, Intel Deutschland. Distribution Sales Manager, Intel Deutschland

Andreas Schneider. Markus Leberecht. Senior Cloud Solution Architect, Intel Deutschland. Distribution Sales Manager, Intel Deutschland Markus Leberecht Senior Cloud Solution Architect, Intel Deutschland Andreas Schneider Distribution Sales Manager, Intel Deutschland Legal Disclaimers 2016 Intel Corporation. Intel, the Intel logo, Xeon

More information

Intel s Architecture for NFV

Intel s Architecture for NFV Intel s Architecture for NFV Evolution from specialized technology to mainstream programming Net Futures 2015 Network applications Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION

More information

High Performance Cloud-native Networking K8s Unleashing FD.io

High Performance Cloud-native Networking K8s Unleashing FD.io High Performance Cloud-native Networking K8s Unleashing FD.io Giles Heron Principal Engineer, Cisco giheron@cisco.com Maciek Konstantynowicz FD.io CSIT Project Lead Distinguished Engineer, Cisco mkonstan@cisco.com

More information

Intel SSD Data center evolution

Intel SSD Data center evolution Intel SSD Data center evolution March 2018 1 Intel Technology Innovations Fill the Memory and Storage Gap Performance and Capacity for Every Need Intel 3D NAND Technology Lower cost & higher density Intel

More information

Mohan J. Kumar Intel Fellow Intel Corporation

Mohan J. Kumar Intel Fellow Intel Corporation OCP Initiatives and Intel Implementations Mohan J. Kumar Intel Fellow Intel Corporation Agenda Open Firmware Firmware at Scale Platform Attestation Summary Open Firmware UEFI-based Open Firmware (for Intel-based

More information

Data and Intelligence in Storage Carol Wilder Intel Corporation

Data and Intelligence in Storage Carol Wilder Intel Corporation Data and Intelligence in Storage Carol Wilder carol.a.wilder@intel.com Intel Corporation 1 Legal Notices/Disclaimer Intel technologies features and benefits depend on system configuration and may require

More information

Ben Walker Data Center Group Intel Corporation

Ben Walker Data Center Group Intel Corporation Ben Walker Data Center Group Intel Corporation Notices and Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation.

More information

Improve Performance of Kube-proxy and GTP-U using VPP

Improve Performance of Kube-proxy and GTP-U using VPP Improve Performance of Kube-proxy and GTP-U using VPP Hongjun Ni (hongjun.ni@intel.com) Danny Zhou (danny.zhou@intel.com) Johnson Li (johnson.li@intel.com) Network Platform Group, DCG, Intel Acknowledgement:

More information

DPDK Summit China 2017

DPDK Summit China 2017 DPDK Summit China 2017 2 DPDK in container Status Quo and Future Directions Jianfeng Tan, June 2017 3 LEGAL DISCLAIMER No license (express or implied, by estoppel or otherwise) to any intellectual property

More information

Ziye Yang. NPG, DCG, Intel

Ziye Yang. NPG, DCG, Intel Ziye Yang NPG, DCG, Intel Agenda What is SPDK? Accelerated NVMe-oF via SPDK Conclusion 2 Agenda What is SPDK? Accelerated NVMe-oF via SPDK Conclusion 3 Storage Performance Development Kit Scalable and

More information

Storage Performance Development Kit (SPDK) Daniel Verkamp, Software Engineer

Storage Performance Development Kit (SPDK) Daniel Verkamp, Software Engineer Storage Performance Development Kit (SPDK) Daniel Verkamp, Software Engineer Agenda Threading model discussion SPDK Environment Layer SPDK Application Framework SPDK Blockdev Layer SPDK Example Apps 2

More information

Accelerating NVMe-oF* for VMs with the Storage Performance Development Kit

Accelerating NVMe-oF* for VMs with the Storage Performance Development Kit Accelerating NVMe-oF* for VMs with the Storage Performance Development Kit Jim Harris Principal Software Engineer Intel Data Center Group Santa Clara, CA August 2017 1 Notices and Disclaimers Intel technologies

More information

Fast-track Hybrid IT Transformation with Intel Data Center Blocks for Cloud

Fast-track Hybrid IT Transformation with Intel Data Center Blocks for Cloud Fast-track Hybrid IT Transformation with Intel Data Center Blocks for Cloud Kyle Corrigan, Cloud Product Line Manager, Intel Server Products Group Wagner Diaz, Product Marketing Engineer, Intel Data Center

More information

Future of datacenter STORAGE. Carol Wilder, Niels Reimers,

Future of datacenter STORAGE. Carol Wilder, Niels Reimers, Future of datacenter STORAGE Carol Wilder, carol.a.wilder@intel.com Niels Reimers, niels.reimers@intel.com Legal Notices/disclaimer Intel technologies features and benefits depend on system configuration

More information

Bridging the gap between hardware functionality in DPDK applications and vendor neutrality in the open source community

Bridging the gap between hardware functionality in DPDK applications and vendor neutrality in the open source community Bridging the gap between hardware functionality in DPDK applications and vendor neutrality in the open source community Ian Stokes & Sugesh Chandran DPDK Summit Userspace - Dublin- 2016 Legal Disclaimer

More information

Are You Insured Against Your Noisy Neighbor Sunku Ranganath, Intel Corporation Sridhar Rao, Spirent Communications

Are You Insured Against Your Noisy Neighbor Sunku Ranganath, Intel Corporation Sridhar Rao, Spirent Communications Are You Insured Against Your Noisy Neighbor Sunku Ranganath, Intel Corporation Sridhar Rao, Spirent Communications @SunkuRanganath, @ngignir Legal Disclaimer 2018 Intel Corporation. Intel, the Intel logo,

More information

April 2 nd, Bob Burroughs Director, HPC Solution Sales

April 2 nd, Bob Burroughs Director, HPC Solution Sales April 2 nd, 2019 Bob Burroughs Director, HPC Solution Sales Today - Introducing 2 nd Generation Intel Xeon Scalable Processors how Intel Speeds HPC performance Work Time System Peak Efficiency Software

More information

TLDK Overview. Transport Layer Development Kit Keith Wiles April Contributions from Ray Kinsella & Konstantin Ananyev

TLDK Overview. Transport Layer Development Kit Keith Wiles April Contributions from Ray Kinsella & Konstantin Ananyev TLDK Overview Transport Layer Development Kit Keith Wiles April 2017 Contributions from Ray Kinsella & Konstantin Ananyev Notices and Disclaimers Intel technologies features and benefits depend on system

More information

Datacenter Network Solutions Group

Datacenter Network Solutions Group 1 Enabling NFV features in kubernetes IVAN COUGHLAN IVAN.COUGHLAN@INTEL.COM Software Architect Kuralamudhan Ramakrishnan kuralamudhan.ramakrishnan@intel.com Senior Software Engineer Data Center Network

More information

Changpeng Liu, Cloud Software Engineer. Piotr Pelpliński, Cloud Software Engineer

Changpeng Liu, Cloud Software Engineer. Piotr Pelpliński, Cloud Software Engineer Changpeng Liu, Cloud Software Engineer Piotr Pelpliński, Cloud Software Engineer Introduction to VirtIO and Vhost SPDK Vhost Architecture Use cases for vhost Benchmarks Next steps QEMU VIRTIO Vhost (KERNEL)

More information

Dataplane Networking journey in Containers

Dataplane Networking journey in Containers Dataplane Networking journey in Gary Loughnane gary.loughnane@intel.com Kuralamudhan Ramakrishnan kuralamudhan.ramakrishnan@intel.com DPDK Summit Userspace - Dublin- 2017 Discussion topics Container Deployment

More information

Ravindra Babu Ganapathi

Ravindra Babu Ganapathi 14 th ANNUAL WORKSHOP 2018 INTEL OMNI-PATH ARCHITECTURE AND NVIDIA GPU SUPPORT Ravindra Babu Ganapathi Intel Corporation [ April, 2018 ] Intel MPI Open MPI MVAPICH2 IBM Platform MPI SHMEM Intel MPI Open

More information

Out-of-band (OOB) Management of Storage Software through Baseboard Management Controller Piotr Wysocki, Kapil Karkra Intel

Out-of-band (OOB) Management of Storage Software through Baseboard Management Controller Piotr Wysocki, Kapil Karkra Intel Out-of-band (OOB) Management of Storage Software through Baseboard Management Controller Piotr Wysocki, Kapil Karkra Intel 2018 Storage Developer Conference. Intel Corporation. All Rights Reserved. 1 Notices

More information

unleashed the future Intel Xeon Scalable Processors for High Performance Computing Alexey Belogortsev Field Application Engineer

unleashed the future Intel Xeon Scalable Processors for High Performance Computing Alexey Belogortsev Field Application Engineer the future unleashed Alexey Belogortsev Field Application Engineer Intel Xeon Scalable Processors for High Performance Computing Growing Challenges in System Architecture The Walls System Bottlenecks Divergent

More information

TLDK Overview. Transport Layer Development Kit Ray Kinsella February ray.kinsella [at] intel.com IRC: mortderire

TLDK Overview. Transport Layer Development Kit Ray Kinsella February ray.kinsella [at] intel.com IRC: mortderire TLDK Overview Transport Layer Development Kit Ray Kinsella February 2017 Email : ray.kinsella [at] intel.com IRC: mortderire Contributions from Keith Wiles & Konstantin Ananyev Legal Disclaimer General

More information

The Path to DPDK Speeds for AF XDP

The Path to DPDK Speeds for AF XDP The Path to DPDK Speeds for AF XDP Magnus Karlsson, magnus.karlsson@intel.com Björn Töpel, bjorn.topel@intel.com Linux Plumbers Conference, Vancouver, 2018 Legal Disclaimer Intel technologies may require

More information

Fast packet processing in linux with af_xdp

Fast packet processing in linux with af_xdp Fast packet processing in linux with af_xdp Magnus Karlsson and Björn Töpel, Intel Legal Disclaimer Intel technologies may require enabled hardware, specific software, or services activation. Check with

More information

VDPA: VHOST-MDEV AS NEW VHOST PROTOCOL TRANSPORT

VDPA: VHOST-MDEV AS NEW VHOST PROTOCOL TRANSPORT VDPA: VHOST-MDEV AS NEW VHOST PROTOCOL TRANSPORT CUNMING(Steve) LIANG, Intel cunming.liang AT intel.com KVM Forum 2018, Edinburgh October, 2018 Background KVM Forum 2018 / Edinburg / 2018 Intel Corporation

More information

NFV Platform Service Assurance Intel Infrastructure Management Technologies

NFV Platform Service Assurance Intel Infrastructure Management Technologies NFV Platform Service Assurance Intel Infrastructure Management Technologies Meeting the service assurance challenge to nfv (Part 1) Virtualizing and Automating the Network NFV Changes the Game for Service

More information

Jim Pappas Director of Technology Initiatives, Intel Vice-Chair, Storage Networking Industry Association (SNIA) December 07, 2018

Jim Pappas Director of Technology Initiatives, Intel Vice-Chair, Storage Networking Industry Association (SNIA) December 07, 2018 Jim Pappas Director of Technology Initiatives, Intel Vice-Chair, Storage Networking Industry Association (SNIA) December 07, 2018 jim@intel.com 1 How did this Effort Start? Memristor MRAM Carbon Nanotube

More information

Light & NOS. Dan Li Tsinghua University

Light & NOS. Dan Li Tsinghua University Light & NOS Dan Li Tsinghua University Performance gain The Power of DPDK As claimed: 80 CPU cycles per packet Significant gain compared with Kernel! What we care more How to leverage the performance gain

More information

FAST FORWARD TO YOUR <NEXT> CREATION

FAST FORWARD TO YOUR <NEXT> CREATION FAST FORWARD TO YOUR CREATION THE ULTIMATE PROFESSIONAL WORKSTATIONS POWERED BY INTEL XEON PROCESSORS 7 SEPTEMBER 2017 WHAT S NEW INTRODUCING THE NEW INTEL XEON SCALABLE PROCESSOR BREAKTHROUGH PERFORMANCE

More information

Accelerate block service built on Ceph via SPDK Ziye Yang Intel

Accelerate block service built on Ceph via SPDK Ziye Yang Intel Accelerate block service built on Ceph via SPDK Ziye Yang Intel 1 Agenda SPDK Introduction Accelerate block service built on Ceph SPDK support in Ceph bluestore Summary 2 Agenda SPDK Introduction Accelerate

More information

Achieve Low Latency NFV with Openstack*

Achieve Low Latency NFV with Openstack* Achieve Low Latency NFV with Openstack* Yunhong Jiang Yunhong.Jiang@intel.com *Other names and brands may be claimed as the property of others. Agenda NFV and network latency Why network latency on NFV

More information

Agenda. Introduction Network functions virtualization (NFV) promise and mission cloud native approach Where do we want to go with NFV?

Agenda. Introduction Network functions virtualization (NFV) promise and mission cloud native approach Where do we want to go with NFV? August, 2018 Agenda Introduction Network functions virtualization (NFV) promise and mission cloud native approach Where do we want to go with NFV? 2 Miroslaw Walukiewicz I m from Gdansk, Poland. 25 years

More information

Intel Xeon Processor E v3 Family

Intel Xeon Processor E v3 Family Intel Xeon Processor E5-2600 v3 Family October 2014 Document Number: 331309-001US All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest

More information

DPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX

DPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX x DPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX Rony Efraim Introduction to DC w/ overlay network Modern data center (DC) use overly network like Virtual Extensible LAN (VXLAN) and GENEVE

More information

Singapore. Service Proxy, Container Networking & K8s. Acknowledgement: Pierre Pfister, Jerome John DiGiglio, Ray

Singapore. Service Proxy, Container Networking & K8s. Acknowledgement: Pierre Pfister, Jerome John DiGiglio, Ray Singapore Service Proxy, Container Networking & K8s Hongjun Ni Intel Email: hongjun.ni@intel.com Acknowledgement: Pierre Pfister, Jerome Tollet @Cisco John DiGiglio, Ray Kinsella @Intel Agenda What is

More information

OpenFlow Software Switch & Intel DPDK. performance analysis

OpenFlow Software Switch & Intel DPDK. performance analysis OpenFlow Software Switch & Intel DPDK performance analysis Agenda Background Intel DPDK OpenFlow 1.3 implementation sketch Prototype design and setup Results Future work, optimization ideas OF 1.3 prototype

More information

Accelerating Data Center Workloads with FPGAs

Accelerating Data Center Workloads with FPGAs Accelerating Data Center Workloads with FPGAs Enno Lübbers NorCAS 2017, Linköping, Sweden Intel technologies features and benefits depend on system configuration and may require enabled hardware, software

More information

Välkommen. Intel Anders Huge

Välkommen. Intel Anders Huge Välkommen Intel Anders Huge Transformative Technology from Intel A n d e r s H u g e I n t e l Why intel INTEL CORPORATION 5 TRANSFORMING BUSINESS MODERN BUSINESS DEMANDS Intel VISION Accelerate workplace

More information

IsoStack Highly Efficient Network Processing on Dedicated Cores

IsoStack Highly Efficient Network Processing on Dedicated Cores IsoStack Highly Efficient Network Processing on Dedicated Cores Leah Shalev Eran Borovik, Julian Satran, Muli Ben-Yehuda Outline Motivation IsoStack architecture Prototype TCP/IP over 10GE on a single

More information

Intel. Rack Scale Design: A Deeper Perspective on Software Manageability for the Open Compute Project Community. Mohan J. Kumar Intel Fellow

Intel. Rack Scale Design: A Deeper Perspective on Software Manageability for the Open Compute Project Community. Mohan J. Kumar Intel Fellow Intel Rack Scale Design: A Deeper Perspective on Software Manageability for the Open Compute Project Community Mohan J. Kumar Intel Fellow Agenda Rack Scale Design (RSD) Overview Manageability for RSD

More information

Graphics Performance Analyzer for Android

Graphics Performance Analyzer for Android Graphics Performance Analyzer for Android 1 What you will learn from this slide deck Detailed optimization workflow of Graphics Performance Analyzer Android* System Analysis Only Please see subsequent

More information

12th ANNUAL WORKSHOP 2016 NVME OVER FABRICS. Presented by Phil Cayton Intel Corporation. April 6th, 2016

12th ANNUAL WORKSHOP 2016 NVME OVER FABRICS. Presented by Phil Cayton Intel Corporation. April 6th, 2016 12th ANNUAL WORKSHOP 2016 NVME OVER FABRICS Presented by Phil Cayton Intel Corporation April 6th, 2016 NVM Express * Organization Scaling NVMe in the datacenter Architecture / Implementation Overview Standardization

More information

vswitch Acceleration with Hardware Offloading CHEN ZHIHUI JUNE 2018

vswitch Acceleration with Hardware Offloading CHEN ZHIHUI JUNE 2018 x vswitch Acceleration with Hardware Offloading CHEN ZHIHUI JUNE 2018 Current Network Solution for Virtualization Control Plane Control Plane virtio virtio user space PF VF2 user space TAP1 SW Datapath

More information

IXPUG 16. Dmitry Durnov, Intel MPI team

IXPUG 16. Dmitry Durnov, Intel MPI team IXPUG 16 Dmitry Durnov, Intel MPI team Agenda - Intel MPI 2017 Beta U1 product availability - New features overview - Competitive results - Useful links - Q/A 2 Intel MPI 2017 Beta U1 is available! Key

More information

Real-Time Systems and Intel take industrial embedded systems to the next level

Real-Time Systems and Intel take industrial embedded systems to the next level Solution brief Industrial IoT (IIoT) Embedded Software and Systems Real-Time Systems and Intel take industrial embedded systems to the next level Innovative hypervisor and partitioning software increases

More information

SoftRDMA: Rekindling High Performance Software RDMA over Commodity Ethernet

SoftRDMA: Rekindling High Performance Software RDMA over Commodity Ethernet SoftRDMA: Rekindling High Performance Software RDMA over Commodity Ethernet Mao Miao, Fengyuan Ren, Xiaohui Luo, Jing Xie, Qingkai Meng, Wenxue Cheng Dept. of Computer Science and Technology, Tsinghua

More information

Meltdown and Spectre Interconnect Performance Evaluation Jan Mellanox Technologies

Meltdown and Spectre Interconnect Performance Evaluation Jan Mellanox Technologies Meltdown and Spectre Interconnect Evaluation Jan 2018 1 Meltdown and Spectre - Background Most modern processors perform speculative execution This speculation can be measured, disclosing information about

More information

H.J. Lu, Sunil K Pandey. Intel. November, 2018

H.J. Lu, Sunil K Pandey. Intel. November, 2018 H.J. Lu, Sunil K Pandey Intel November, 2018 Issues with Run-time Library on IA Memory, string and math functions in today s glibc are optimized for today s Intel processors: AVX/AVX2/AVX512 FMA It takes

More information

Intel optane memory as platform accelerator. Vladimir Knyazkin

Intel optane memory as platform accelerator. Vladimir Knyazkin Intel optane memory as platform accelerator Vladimir Knyazkin 2 Legal Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service

More information

SELINUX SUPPORT IN HFI1 AND PSM2

SELINUX SUPPORT IN HFI1 AND PSM2 14th ANNUAL WORKSHOP 2018 SELINUX SUPPORT IN HFI1 AND PSM2 Dennis Dalessandro, Network SW Engineer Intel Corp 4/2/2018 NOTICES AND DISCLAIMERS INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH

More information

Next Gen Virtual Switch. CloudNetEngine Founder & CTO Jun Xiao

Next Gen Virtual Switch. CloudNetEngine Founder & CTO Jun Xiao Next Gen Virtual Switch CloudNetEngine Founder & CTO Jun Xiao Agenda Thoughts on next generation virtual switch Technical deep dive on CloudNetEngine virtual switch Q & A 2 Major vswitches categorized

More information

Intel Core TM i7-4702ec Processor for Communications Infrastructure

Intel Core TM i7-4702ec Processor for Communications Infrastructure Intel Core TM i7-4702ec Processor for Communications Infrastructure Application Power Guidelines Addendum May 2014 Document Number: 330009-001US Introduction INFORMATION IN THIS DOCUMENT IS PROVIDED IN

More information

Intel Xeon Phi Coprocessor. Technical Resources. Intel Xeon Phi Coprocessor Workshop Pawsey Centre & CSIRO, Aug Intel Xeon Phi Coprocessor

Intel Xeon Phi Coprocessor. Technical Resources. Intel Xeon Phi Coprocessor Workshop Pawsey Centre & CSIRO, Aug Intel Xeon Phi Coprocessor Technical Resources Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPETY RIGHTS

More information

VPP The Universal Fast Dataplane

VPP The Universal Fast Dataplane VPP The Universal Fast Dataplane FD.io: The Universal Fast Dataplane Project at Linux Foundation Multi-party Multi-project Software Dataplane High throughput Low Latency Feature Rich Resource Efficient

More information

KVM as The NFV Hypervisor

KVM as The NFV Hypervisor KVM as The NFV Hypervisor Jun Nakajima Contributors: Mesut Ergin, Yunhong Jiang, Krishna Murthy, James Tsai, Wei Wang, Huawei Xie, Yang Zhang 1 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED

More information

NFS/RDMA over 40Gbps iwarp Wael Noureddine Chelsio Communications

NFS/RDMA over 40Gbps iwarp Wael Noureddine Chelsio Communications NFS/RDMA over 40Gbps iwarp Wael Noureddine Chelsio Communications Outline RDMA Motivating trends iwarp NFS over RDMA Overview Chelsio T5 support Performance results 2 Adoption Rate of 40GbE Source: Crehan

More information

OPENFABRICS INTERFACES: PAST, PRESENT, AND FUTURE

OPENFABRICS INTERFACES: PAST, PRESENT, AND FUTURE 12th ANNUAL WORKSHOP 2016 OPENFABRICS INTERFACES: PAST, PRESENT, AND FUTURE Sean Hefty OFIWG Co-Chair [ April 5th, 2016 ] OFIWG: develop interfaces aligned with application needs Open Source Expand open

More information

Sayantan Sur, Intel. SEA Symposium on Overlapping Computation and Communication. April 4 th, 2018

Sayantan Sur, Intel. SEA Symposium on Overlapping Computation and Communication. April 4 th, 2018 Sayantan Sur, Intel SEA Symposium on Overlapping Computation and Communication April 4 th, 2018 Legal Disclaimer & Benchmark results were obtained prior to implementation of recent software patches and

More information

New Approach to OVS Datapath Performance. Founder of CloudNetEngine Jun Xiao

New Approach to OVS Datapath Performance. Founder of CloudNetEngine Jun Xiao New Approach to OVS Datapath Performance Founder of CloudNetEngine Jun Xiao Agenda VM virtual network datapath evolvement Technical deep dive on a new OVS datapath Performance comparisons Q & A 2 VM virtual

More information

Colin Cunningham, Intel Kumaran Siva, Intel Sandeep Mahajan, Oracle 03-Oct :45 p.m. - 5:30 p.m. Moscone West - Room 3020

Colin Cunningham, Intel Kumaran Siva, Intel Sandeep Mahajan, Oracle 03-Oct :45 p.m. - 5:30 p.m. Moscone West - Room 3020 Colin Cunningham, Intel Kumaran Siva, Intel Sandeep Mahajan, Oracle 03-Oct-2017 4:45 p.m. - 5:30 p.m. Moscone West - Room 3020 Big Data Talk Exploring New SSD Usage Models to Accelerate Cloud Performance

More information

Got Loss? Get zovn! Daniel Crisan, Robert Birke, Gilles Cressier, Cyriel Minkenberg, and Mitch Gusat. ACM SIGCOMM 2013, August, Hong Kong, China

Got Loss? Get zovn! Daniel Crisan, Robert Birke, Gilles Cressier, Cyriel Minkenberg, and Mitch Gusat. ACM SIGCOMM 2013, August, Hong Kong, China Got Loss? Get zovn! Daniel Crisan, Robert Birke, Gilles Cressier, Cyriel Minkenberg, and Mitch Gusat ACM SIGCOMM 2013, 12-16 August, Hong Kong, China Virtualized Server 1 Application Performance in Virtualized

More information

Ceph BlueStore Performance on Latest Intel Server Platforms. Orlando Moreno Performance Engineer, Intel Corporation May 10, 2018

Ceph BlueStore Performance on Latest Intel Server Platforms. Orlando Moreno Performance Engineer, Intel Corporation May 10, 2018 Ceph BlueStore Performance on Latest Intel Server Platforms Orlando Moreno Performance Engineer, Intel Corporation May 10, 2018 Legal Disclaimers 2017 Intel Corporation. Intel, the Intel logo, Xeon and

More information

DPDK Vhost/Virtio Performance Report Release 18.11

DPDK Vhost/Virtio Performance Report Release 18.11 DPDK Vhost/Virtio Performance Report Test Date: December 3st 2018 Author: Intel DPDK Validation Team Revision History Date Revision Comment December 3st, 2018 1.0 Initial document for release 2 Contents

More information

Advanced Computer Networks. End Host Optimization

Advanced Computer Networks. End Host Optimization Oriana Riva, Department of Computer Science ETH Zürich 263 3501 00 End Host Optimization Patrick Stuedi Spring Semester 2017 1 Today End-host optimizations: NUMA-aware networking Kernel-bypass Remote Direct

More information

DPDK Performance Report Release Test Date: Nov 16 th 2016

DPDK Performance Report Release Test Date: Nov 16 th 2016 Test Date: Nov 16 th 2016 Revision History Date Revision Comment Nov 16 th, 2016 1.0 Initial document for release 2 Contents Audience and Purpose... 4 Test setup:... 4 Intel Xeon Processor E5-2699 v4 (55M

More information

Enabling DPDK Accelerated OVS in ODL and Accelerating SFC

Enabling DPDK Accelerated OVS in ODL and Accelerating SFC Enabling DPDK Accelerated OVS in ODL and Accelerating SFC Sharad Mishra, Intel Corporation Eric Multanen, Intel Corporation Danny Zhou, Intel Corporation Rajeev Koodli Legal Disclaimer General Disclaimer:

More information

Hardware and Software Co-Optimization for Best Cloud Experience

Hardware and Software Co-Optimization for Best Cloud Experience Hardware and Software Co-Optimization for Best Cloud Experience Khun Ban (Intel), Troy Wallins (Intel) October 25-29 2015 1 Cloud Computing Growth Connected Devices + Apps + New Services + New Service

More information

Sayantan Sur, Intel. ExaComm Workshop held in conjunction with ISC 2018

Sayantan Sur, Intel. ExaComm Workshop held in conjunction with ISC 2018 Sayantan Sur, Intel ExaComm Workshop held in conjunction with ISC 2018 Legal Disclaimer & Optimization Notice Software and workloads used in performance tests may have been optimized for performance only

More information

DPDK Vhost/Virtio Performance Report Release 18.05

DPDK Vhost/Virtio Performance Report Release 18.05 DPDK Vhost/Virtio Performance Report Test Date: Jun 1 2018 Author: Intel DPDK Validation Team Revision History Date Revision Comment Jun 1st, 2018 1.0 Initial document for release 2 Release 18.02 Contents

More information

Light: A Scalable, High-performance and Fully-compatible User-level TCP Stack. Dan Li ( 李丹 ) Tsinghua University

Light: A Scalable, High-performance and Fully-compatible User-level TCP Stack. Dan Li ( 李丹 ) Tsinghua University Light: A Scalable, High-performance and Fully-compatible User-level TCP Stack Dan Li ( 李丹 ) Tsinghua University Data Center Network Performance Hardware Capability of Modern Servers Multi-core CPU Kernel

More information