COMPARISON OF OCTAGON-CELL NETWORK WITH OTHER INTERCONNECTED NETWORK TOPOLOGIES AND ITS APPLICATIONS
|
|
- Anne Robbins
- 5 years ago
- Views:
Transcription
1 International Journal of Computer Engineering and Applications, Volume VII, Issue II, Part II, COMPARISON OF OCTAGON-CELL NETWORK WITH OTHER INTERCONNECTED NETWORK TOPOLOGIES AND ITS APPLICATIONS Sanjukta Mohanty 1, Dr. Prafulla Kr. Behera 1 Department of Mathematics, North Orissa University, Srirama chandra vihar, Takatpur, Baripada, Mayurbhanj, India. Department of Computer Science and Applications, Utkal University, Vani Vihar, Bhubaneswar, India ABSTRACT: In an Interconnected network topology, the source node first makes a connection with the destination node before sending a packet. The physical or logical arrangement of links in a network is called topology. In this paper an efficient topology octagon-cell network is presented and we have shown the octagon-cell network by means of an undirected Graph G = (V, E), where V is the set of nodes in the graph (hosts in the network) & E is the set of edges in the graph (links in the network). In this paper we have discussed the applications of octagoncell network and compared the node degree, diameter, number of links and bisection width of the octagon-cell network with other interconnected network topologies. Keywords: Octagon-cell, Interconnection topology, Routing, Network services, Multiprocessor network. [1] INTRODUCTION An interconnection network can be viewed as an undirected graph in which the vertices correspond to processors and edges correspond to the bi-directional communication links between processing elements[1]. Routing of data employs routing algorithms. The performance on the routing algorithms depends on the routing algorithms adopted and the physical arrangement of links in a network. Topological properties are the important factors in routing algorithm. Routing algorithms can also be classified as minimal or non-minimal. Minimal routing allows packets to follow only minimal cost paths, while non-minimal routing allows more flexibility in choosing the path by utilizing other heuristics[8,9,1]. Communication data routing is the most fundamental function of interconnection networks. Data routing is the act of moving information across an interconnection network from a source to a destination[,7]. Network topology is the arrangement of the various elements (links, nodes, etc) of a computer network. Essentially, it is the topological structure of a network and may be depicted physically or logically. Physical topology is the placement of the various components of a network, including device location and cable installation, while logical topology illustrates how 1
2 Comparison Of Octagon-Cell Network With Other Interconnected Network Topologies And Its Applications data flows within a network, regardless of its physical design. Distances between nodes, physical interconnections, transmission rates, or signal types may differ between two networks, yet their topologies may be identical. An example is a local area network (LAN): Any given node in the LAN has one or more physical links to other devices in the network; graphically mapping these links results in a geometric shape that can be used to describe the physical topology of the network. Conversely, mapping the data flow between the components determines the logical topology of the network. In an octagon-cell, each device has a dedicated point-to-point connection only with the two devices on either side of it. A signal is passed along the network in one directly, from device to device, until it reaches its destination. Each device in the octagon-cell incorporates a repeater. When a device receives a signal intended for another device, its repeater regenerates the bits and passes them along. Octagon-cell is easy to install and reconfigure. Each device is linked only to its immediate neighbors. [] DESCRIPTION OF OCTAGON-CELL NETWORK An interconnection network can be viewed as an undirected graph, in which vertices correspond to processors and edges correspond to the bidirectional communication links between processing elements []. In this paper we have described octagon-cell network and compared its properties with other interconnected networks. An octagon-cell has eight nodes. It has d levels numbered from 1 to d with depth d. Level 1 represents one octagon-cell. Level represents eight octagon-cells surrounding the octagon-cell at level 1. Level represents 16 octagon-cells surrounding the 8 octagon-cells at level and so on []. Figure: 1. Octagon-Cell level: 1 Figure:. Addressing nodes in Octagon-Cell with level:1 (X,Y represents line no-x with node no-y)
3 International Journal of Computer Engineering and Applications, Volume VII, Issue II, Part II, Each level i has N i nodes, representing processing elements and interconnected in a ring structure. In an octagon-cell network, the number of nodes at level i is: N i = 8(4i-) Now at level 1, N 1 = 8, since there is a single octagon-cell with 8 vertices. Level introduces 8 octagon-cells. Therefore at level the number of nodes N = 8(4*-) = 8*5 = 4, N = 8(4* ) = 8*9 = 7 In octagon-cell the level (i+1) has nodes in addition to corresponding nodes to those at level i. Therefore N i = 8+(i-1)* = 8+*i = *i 4 = 8(4*i ) The total number of nodes in a octagon-cell network is, d N = 8(4i ) = i - 4 = i 4 1 = d (d+1)/ 4d = 16d 8= 8d(d-1) i=1 Or we can write N = 8i(i-1), Now N = 16d 8d or 16d = N+8d or d = N+8d/16 or d = [1 + Sqrt(1+N)] / 4 Therefore the total no of nodes at level 1 is N = 8(*1-1) = 8 At level, N = 8(*4-) = 48 At level, N = 8(*9-) = 1 and so on. 1,1 1, 1, 1,4 1,5 1, 6,1,1 4,1 5,1 6,1 7,1 8,1 9,1 1,4,4 4,6 5,4 6,4 7,6 8,4 9,4 1,1 1, 1, 1,4 1,5 1,6 Figure:. Addressing nodes in Octagon-Cell with level: Here we have shown the addressing nodes of only 1 st and 1 th line but not all the lines, for Example, and, haven t been shown, because the figure will be more complex.
4 Comparison Of Octagon-Cell Network With Other Interconnected Network Topologies And Its Applications [.1] DIAMETER The diameter D of a network is defined as the maximum shortest path between any two nodes [,4,5,6]. The path length is measured by the number of links traversed. The network diameter indicates the maximum number of distinct hops between any two hops between any two nodes. The network diameter should be as small as possible. It will not only reduce the traversing time for messages, but also minimize message density in the links of the network []. The diameter of octagon-cell is 4(i-1) At level 1 the diameter is 4(i-1) = 4(.1-1) = 4 At level the diameter is 4(i-1) = 4(.-1) = 1 and so on. Representing d as the depth, we have the diameter D = 4(d-1) = [1+Sqrt(1+N)] - 1/4 The graph diameter verses number of nodes is drawn below. Number of Nodes Table I Diameter Graph of octagon-cell with number of nodes verses diameter Diameter Diameter [.] NODE DEGREE Figure: 4. Graph of octagon-cell with number of nodes verses diameter The node degree on an interconnection network is defined as the maximum number of edges that a node can have in the network []. 4
5 International Journal of Computer Engineering and Applications, Volume VII, Issue II, Part II, The node degree of octagon-cell with depth 1 is. If d > 1, then node degree remains constant, that is. The network topology which secures constant node degree is highly desirable. Constant node degree facilitates modularity in building blocks for scalable systems [,4,5,6]. Therefore the node degree of octagon-cell is constant when d > 1. The graph of octagon-cell with number of nodes verses node degree is shown below: Table II Number of Nodes Node Degree Graph of octagon-cell with number of nodes verses node degree Node degree Node Degree [.] NUMBER OF LINKS Figure: 5. Graph of octagon-cell with number of nodes verses node degree The number of links at each level i is N i = 8, 5, 1, 148.for levels 1,,, 4..respectively. The total number of links in octagon-cell are given by 8, 6, 16, 8.for levels 1,,, 4..respectively. The total number of links are given by the following formulas, N 1 = 8(i 1), N = 8(i 1) + 4, N = 8(i 1) + 4, N 4 = 8(i 1) + 44.for levels 1,,, 4. respectively. The graph of octagon-cell with number of nodes verses number of links is shown below: 5
6 Comparison Of Octagon-Cell Network With Other Interconnected Network Topologies And Its Applications Number of Nodes Table III Number of links Graph of octagon-cell with number of nodes verses number of 5 5 Number of links Number of links Figure: 6. Graph of octagon-cell with number of nodes verses number of links [.4] BISECTION WIDTH When a given network is cut into two equal halves the minimum number of edges along the cut is called the channel bisection width b [,4,5,6]. The bisection width of octagon-cell network is d = [1+Sqrt(1+N)]/. [] COMPARISON OF PARAMETERS OF OCTAGON-CELL NETWORK WITH SEVERAL TOPOLOGIES In octagon-cell network topology the node degree with depth 1 is. If depth d>1, then the node degree remains constant, that is. Constant node degree facilitates modularity in building blocks for scalable systems. It is a desirable feature in an interconnection that the number of ports does not grow at the same rate as a function of the number of nodes in the network. In other words, a network topology which secures constant node degree is highly desirable. Hypercube has the maximum node degree log N for depth d > 1. Binary tree and Cube-connected cycles have the node degree for depth d > 1. Linear array, Ring have node degree for depth d > 1. D-Torus has the node degree 4 for depth d > 1. D Hexagonal has the node degree 6. Diameter is the important feature of any network topology. The network diameter indicates the maximum number of distinct hops between any two nodes, thus providing the feature of communication merit for the network. Therefore the network diameter should be as small as possible. It will not only reduce the travelling time for messages, but also minimize 6
7 International Journal of Computer Engineering and Applications, Volume VII, Issue II, Part II, message density in the links of the network. The diameter of octagon-cell network is 4(i-1), where i is the level number. Hex-cell has the diameter 4 (N/6)-1[]. Hypercube has the diameter log N. Binary tree has the diameter (log N -1). Ring has the diameter N/. D Hexagonal has the diameter 1.16 N. Bisection width is the important feature of any network, which provides good indicator of the maximum communication bandwidth along the bisection of a network. When a given network is cut into two equal halves, the minimum number of edges (channel) along the cut is called the channel bisection width b. In case of a communication network, each edge corresponds to a channel with w bits wires. Therefore, the wire bisection is B = b*w. This parameter B reflects the wiring density of a network. When B is fixed, the channel width (in bits) w = B/b[]. The bisection width of octagon-cell network is d. Hex-cell has the bisection width (N/6)[]. Hypercube and D-Torus has the bisection width N/. Ring has the bisection width. Binary tree and Linear array have the bisection width 1. Table III Topology Name Octagon-Cell Hex-Cell Hypercube Binary Tree Linear Array Ring D-Torus Maximum Node Degree log N 4 Diameter Number of Links Bisection Bandwidth [1+ (1+N)] - 1/4 4 (N/6) - 1 log N (log N-1) N-1 N/ (r/) [1+ (1+N)] -8+L (L= for level 1, L=[1+ (1+N)]/ for level, L= [1+ (1+N)] for level, L=11/4[1+ (1+N)] for level 4. N/ - (N/6) log N (N/) N-1 N-1 N N *1+ (1+N)+/. (N/6) (N/) 1 1 N/ Remarks N is the number of nodes. N is the number of nodes. N is the number of nodes. N is the number of nodes. N nodes. N nodes. r x r torus where r = N Cube- Connected Cycles D Hexagonal 6 k-1+[k/] 1.16 N N/ N-8.66 N N/(k). N N = k x k nodes with a cycle length k N is number of nodes 7
8 Node degree Node degree Diameter Comparison Of Octagon-Cell Network With Other Interconnected Network Topologies And Its Applications [4] COMPARISON OF DIFFERENT TOPOLOGIES WITH DIAMETER VERSUS NO OF NODES 4 1 Graph with diameter against network size Octagon-cell Linear array Ring Hex-cell Binart tree Figure: 7. Graph of different topologies with number of nodes verses diameter [5] COMPARISON OF DIFFERENT TOPOLOGIES WITH NODE DEGREE VERSUS NO OF NODES 4 Graph with node degree against number of nodes Octagon-cell Binary tree Ring Figure: 8. Graph of different topologies with number of nodes verses node degree 4 Node degree against the network size Octagon-Cell Linear array Hex-cell Figure: 9. Graph of different topologies with number of nodes verses node degree 8
9 Number of links Number of links International Journal of Computer Engineering and Applications, Volume VII, Issue II, Part II, [6] COMPARISON OF DIFFERENT TOPOLOGIES WITH NO OF LINKS VERSUS NO OF NODES 1 Number of links against number of nodes Hex-cell Octagon-cell Binary tree No of nodes Figure: 1. Graph of different topologies with number of nodes verses number of links Number of links against number of nodes No of nodes Octagon-cell Linear array Ring Figure: 11. Graph of different topologies with number of nodes verses number of links [7] APPLICATIONS Many different multiprocessor network topologies are designed for specific applications due to different performance requirements and cost metrics. Multiprocessor systems on chips (MPSoC) networks can be categorized as direct network and indirect networks [1]. In direct network, MPSoCS node processors are connected directly with each other. System on-chip applications demand higher data-processing capability that can perform 9
10 Comparison Of Octagon-Cell Network With Other Interconnected Network Topologies And Its Applications parallel and multi-threading tasks. Multiprocessor systems on chips combine the advantages of computation parallelism of multiprocessors with single chip integration of systems on-chip. Thus MPSoCs are widely employed in today s and tomorrow s network processors, parallel multimedia processors and many application specific array processors [1]. MPSoCs also need to adopt a dedicated on-chip interconnection network that can provide reliable and scalable communication[11]. Octagon network can be used as on-chip communication architecture for network processors due to its scalability property. [7] CONCLUSION The architecture of octagon-cell network has some of the interesting characteristics of hypercube, binary tree, linear array, star, hex-cell and D-torus. The degree and total number of links of the octagon-cell is less than hypercube, D-torus and D Hexagonal. In hypercube, the node degree of each node is a logarithmic function of the total number of nodes, which is the drawback of the topology. In the topological structures such as hypercube, binary tree have some drawbacks. Because the maximum node degree, diameter, number of links are the logarithmic functions of the number of nodes, which are the drawbacks of these topology. Therefore octagon-cell networks have the better features in comparison to these topologies, that can connect hundreds of thousands nodes with links per node. 1
11 International Journal of Computer Engineering and Applications, Volume VII, Issue II, Part II, REFERENCES [1] Boxer, L. and Miller. R., Dynamic Computational Geometry on Meshes and Hypercubes, In Proceedings of the 1998 International Conference on Parallel Processing,, pp.-. [] Ahmad Sharieh, Mohammad Qatawneh, Wesam Almobaideen, Azzam Sleit, Hex-Cell: Modeling, Topological Properties and Routing Algorithm, In European Journal of Scientific Research, ISSN No X Vol. No.(8), pp [] Sanjukta Mohanty and Prafulla Ku. Behera, Optimal Routing Algorithm in a Octagon- Cell Network,In International Journal of Advanced Research in Computer Science, ISSN No , Vol, No. 5, Sept-Oct 11, pp [4] Della Vecchia. G. and C. Sanges A Recursively Scalable Network for VLSI Implementation, In Future Generation Computer Systems. Pp.5-4 [5] Kai Hwang, 199. Advanced Computer Architecture: Parallelism, Scalability, Pragrammability:, McGraw-Hill Book Co. International Edition. [6] Parhami., Introduction to Parallel Processing: Algorithms and Architectures, Plenum. [7] Ghose, K. and K.R. Desai, Hierarchical Cubic Network, In IEEE Transaction Parallel and Distributed Systems, Vol. 6, No. 4, pp [8] J. Bosh, D. Maltz, D. Johnson, Y. Hu, and J. Jetcheva, A Performance Comparison of Multi-Hop Wireless Ad Hoc Network Routing Protocols, In Proceedings of 4 th Annual AAM/IEEE International Conference On Mobile Computing and Networking, [9] R. Schoonderwoerd, O. Holland, J. Bruten, and L. Rothkrantz, Ant-based Load Balancing in telecommunications Networks, Adaptive Behavior, Vol. 5, pp , [1] C. K. Toh, Maximum Battery Life Routing to Support Ubiquitous Mobile Computing in Wireless AdHoc Networks, In IEEE Communications Magazine, pp , 1 [11] Benini, L. and De Micheli, G. Networks on chips: a new SoC paradigm, IEEE Computer, Vol. 5, No. 1, January, pp.7 78, [1] Duato, J., Yalamanchili, S. and Ni, L. Interconnection Networks, an Engineering Approach, In IEEE Computer Society Press, [1] Terry Tao Ye, Giovanni De Micheli, On-chip implementation of multiprocessor networks and switch fabrics, In Int. J. Embedded Systems, Vol., No. 4,
Network-on-chip (NOC) Topologies
Network-on-chip (NOC) Topologies 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and performance
More informationINTERCONNECTION NETWORKS LECTURE 4
INTERCONNECTION NETWORKS LECTURE 4 DR. SAMMAN H. AMEEN 1 Topology Specifies way switches are wired Affects routing, reliability, throughput, latency, building ease Routing How does a message get from source
More informationEfficient Communication in Metacube: A New Interconnection Network
International Symposium on Parallel Architectures, Algorithms and Networks, Manila, Philippines, May 22, pp.165 170 Efficient Communication in Metacube: A New Interconnection Network Yamin Li and Shietung
More informationCSC630/CSC730: Parallel Computing
CSC630/CSC730: Parallel Computing Parallel Computing Platforms Chapter 2 (2.4.1 2.4.4) Dr. Joe Zhang PDC-4: Topology 1 Content Parallel computing platforms Logical organization (a programmer s view) Control
More informationInterconnection networks
Interconnection networks When more than one processor needs to access a memory structure, interconnection networks are needed to route data from processors to memories (concurrent access to a shared memory
More informationInterconnection Network
Interconnection Network Recap: Generic Parallel Architecture A generic modern multiprocessor Network Mem Communication assist (CA) $ P Node: processor(s), memory system, plus communication assist Network
More informationSECTION BASED HEX-CELL ROUTING ALGORITHM (SBHCR)
SECTION BASED HEX-CELL ROUTING ALGORITHM (SBHCR) Mohammad Qatawneh, Ahmad Alamoush and Ja'far Alqatawna King Abdullah II School for Information Technology, The University of Jordan, Amman, Jordan ABSTRACT
More informationNode-Disjoint Paths in Hierarchical Hypercube Networks
Node-Disjoint aths in Hierarchical Hypercube Networks Ruei-Yu Wu 1,GerardJ.Chang 2,Gen-HueyChen 1 1 National Taiwan University 2 National Taiwan University Dept. of Computer Science and Information Engineering
More informationNoc Evolution and Performance Optimization by Addition of Long Range Links: A Survey. By Naveen Choudhary & Vaishali Maheshwari
Global Journal of Computer Science and Technology: E Network, Web & Security Volume 15 Issue 6 Version 1.0 Year 2015 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationPhysical Organization of Parallel Platforms. Alexandre David
Physical Organization of Parallel Platforms Alexandre David 1.2.05 1 Static vs. Dynamic Networks 13-02-2008 Alexandre David, MVP'08 2 Interconnection networks built using links and switches. How to connect:
More informationNetwork-on-Chip Architecture
Multiple Processor Systems(CMPE-655) Network-on-Chip Architecture Performance aspect and Firefly network architecture By Siva Shankar Chandrasekaran and SreeGowri Shankar Agenda (Enhancing performance)
More informationData Communication and Parallel Computing on Twisted Hypercubes
Data Communication and Parallel Computing on Twisted Hypercubes E. Abuelrub, Department of Computer Science, Zarqa Private University, Jordan Abstract- Massively parallel distributed-memory architectures
More informationThe Recursive Dual-net and its Applications
The Recursive Dual-net and its Applications Yamin Li 1, Shietung Peng 1, and Wanming Chu 2 1 Department of Computer Science Hosei University Tokyo 184-8584 Japan {yamin, speng}@k.hosei.ac.jp 2 Department
More informationNetwork Dilation: A Strategy for Building Families of Parallel Processing Architectures Behrooz Parhami
Network Dilation: A Strategy for Building Families of Parallel Processing Architectures Behrooz Parhami Dept. Electrical & Computer Eng. Univ. of California, Santa Barbara Parallel Computer Architecture
More information4. Networks. in parallel computers. Advances in Computer Architecture
4. Networks in parallel computers Advances in Computer Architecture System architectures for parallel computers Control organization Single Instruction stream Multiple Data stream (SIMD) All processors
More informationCS575 Parallel Processing
CS575 Parallel Processing Lecture three: Interconnection Networks Wim Bohm, CSU Except as otherwise noted, the content of this presentation is licensed under the Creative Commons Attribution 2.5 license.
More informationLecture 2: Topology - I
ECE 8823 A / CS 8803 - ICN Interconnection Networks Spring 2017 http://tusharkrishna.ece.gatech.edu/teaching/icn_s17/ Lecture 2: Topology - I Tushar Krishna Assistant Professor School of Electrical and
More informationCS 258, Spring 99 David E. Culler Computer Science Division U.C. Berkeley Wide links, smaller routing delay Tremendous variation 3/19/99 CS258 S99 2
Real Machines Interconnection Network Topology Design Trade-offs CS 258, Spring 99 David E. Culler Computer Science Division U.C. Berkeley Wide links, smaller routing delay Tremendous variation 3/19/99
More informationOverlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip. Danella Zhao and Ruizhe Wu Presented by Zhonghai Lu, KTH
Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip Danella Zhao and Ruizhe Wu Presented by Zhonghai Lu, KTH Outline Introduction Overview of WiNoC system architecture Overlaid
More informationTopologies. Maurizio Palesi. Maurizio Palesi 1
Topologies Maurizio Palesi Maurizio Palesi 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and
More informationInterconnection Networks: Topology. Prof. Natalie Enright Jerger
Interconnection Networks: Topology Prof. Natalie Enright Jerger Topology Overview Definition: determines arrangement of channels and nodes in network Analogous to road map Often first step in network design
More informationCommunication has significant impact on application performance. Interconnection networks therefore have a vital role in cluster systems.
Cluster Networks Introduction Communication has significant impact on application performance. Interconnection networks therefore have a vital role in cluster systems. As usual, the driver is performance
More informationStatic Interconnection Networks Prof. Kasim M. Al-Aubidy Computer Eng. Dept.
Advanced Computer Architecture (0630561) Lecture 17 Static Interconnection Networks Prof. Kasim M. Al-Aubidy Computer Eng. Dept. INs Taxonomy: An IN could be either static or dynamic. Connections in a
More informationDynamic Stress Wormhole Routing for Spidergon NoC with effective fault tolerance and load distribution
Dynamic Stress Wormhole Routing for Spidergon NoC with effective fault tolerance and load distribution Nishant Satya Lakshmikanth sailtosatya@gmail.com Krishna Kumaar N.I. nikrishnaa@gmail.com Sudha S
More informationBlueGene/L. Computer Science, University of Warwick. Source: IBM
BlueGene/L Source: IBM 1 BlueGene/L networking BlueGene system employs various network types. Central is the torus interconnection network: 3D torus with wrap-around. Each node connects to six neighbours
More informationDesign and Implementation of Buffer Loan Algorithm for BiNoC Router
Design and Implementation of Buffer Loan Algorithm for BiNoC Router Deepa S Dev Student, Department of Electronics and Communication, Sree Buddha College of Engineering, University of Kerala, Kerala, India
More informationCommunication Performance in Network-on-Chips
Communication Performance in Network-on-Chips Axel Jantsch Royal Institute of Technology, Stockholm November 24, 2004 Network on Chip Seminar, Linköping, November 25, 2004 Communication Performance In
More informationCSE Introduction to Parallel Processing. Chapter 4. Models of Parallel Processing
Dr Izadi CSE-4533 Introduction to Parallel Processing Chapter 4 Models of Parallel Processing Elaborate on the taxonomy of parallel processing from chapter Introduce abstract models of shared and distributed
More informationInterconnection Network. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University
Interconnection Network Jinkyu Jeong (jinkyu@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Topics Taxonomy Metric Topologies Characteristics Cost Performance 2 Interconnection
More informationChapter 3 : Topology basics
1 Chapter 3 : Topology basics What is the network topology Nomenclature Traffic pattern Performance Packaging cost Case study: the SGI Origin 2000 2 Network topology (1) It corresponds to the static arrangement
More informationTopologies. Maurizio Palesi. Maurizio Palesi 1
Topologies Maurizio Palesi Maurizio Palesi 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and
More informationLecture: Interconnection Networks
Lecture: Interconnection Networks Topics: Router microarchitecture, topologies Final exam next Tuesday: same rules as the first midterm 1 Packets/Flits A message is broken into multiple packets (each packet
More informationInterconnection Network
Interconnection Network Jinkyu Jeong (jinkyu@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu SSE3054: Multicore Systems, Spring 2017, Jinkyu Jeong (jinkyu@skku.edu) Topics
More informationLecture 24: Interconnection Networks. Topics: topologies, routing, deadlocks, flow control
Lecture 24: Interconnection Networks Topics: topologies, routing, deadlocks, flow control 1 Topology Examples Grid Torus Hypercube Criteria Bus Ring 2Dtorus 6-cube Fully connected Performance Bisection
More informationA NEW ROUTER ARCHITECTURE FOR DIFFERENT NETWORK- ON-CHIP TOPOLOGIES
A NEW ROUTER ARCHITECTURE FOR DIFFERENT NETWORK- ON-CHIP TOPOLOGIES 1 Jaya R. Surywanshi, 2 Dr. Dinesh V. Padole 1,2 Department of Electronics Engineering, G. H. Raisoni College of Engineering, Nagpur
More informationECE 4750 Computer Architecture, Fall 2017 T06 Fundamental Network Concepts
ECE 4750 Computer Architecture, Fall 2017 T06 Fundamental Network Concepts School of Electrical and Computer Engineering Cornell University revision: 2017-10-17-12-26 1 Network/Roadway Analogy 3 1.1. Running
More informationPerformance Evaluation of Various Routing Protocols in MANET
208 Performance Evaluation of Various Routing Protocols in MANET Jaya Jacob 1,V.Seethalakshmi 2 1 II MECS,Sri Shakthi Institute of Science and Technology, Coimbatore, India 2 Associate Professor-ECE, Sri
More informationNon-Uniform Memory Access (NUMA) Architecture and Multicomputers
Non-Uniform Memory Access (NUMA) Architecture and Multicomputers Parallel and Distributed Computing Department of Computer Science and Engineering (DEI) Instituto Superior Técnico February 29, 2016 CPD
More informationGuide to Networking Essentials Fifth Edition. Chapter 2 Network Design Essentials
Guide to Networking Essentials Fifth Edition Chapter 2 Network Design Essentials Objectives Explain the basics of a network layout Describe the standard networking topologies Explain the variations on
More informationRecursive Dual-Net: A New Universal Network for Supercomputers of the Next Generation
Recursive Dual-Net: A New Universal Network for Supercomputers of the Next Generation Yamin Li 1, Shietung Peng 1, and Wanming Chu 2 1 Department of Computer Science Hosei University Tokyo 184-8584 Japan
More informationA DISCUSSION ON SSP STRUCTURE OF PAN, HELM AND CROWN GRAPHS
VOL. 10, NO. 9, MAY 015 ISSN 1819-6608 A DISCUSSION ON SSP STRUCTURE OF PAN, HELM AND CROWN GRAPHS R. Mary Jeya Jothi Department of Mathematics, Sathyabama University, Chennai, India E-Mail: jeyajothi31@gmail.com
More informationLecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E)
Lecture 12: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) 1 Topologies Internet topologies are not very regular they grew
More informationEN2910A: Advanced Computer Architecture Topic 06: Supercomputers & Data Centers Prof. Sherief Reda School of Engineering Brown University
EN2910A: Advanced Computer Architecture Topic 06: Supercomputers & Data Centers Prof. Sherief Reda School of Engineering Brown University Material from: The Datacenter as a Computer: An Introduction to
More informationNon-Uniform Memory Access (NUMA) Architecture and Multicomputers
Non-Uniform Memory Access (NUMA) Architecture and Multicomputers Parallel and Distributed Computing Department of Computer Science and Engineering (DEI) Instituto Superior Técnico September 26, 2011 CPD
More informationSHARED MEMORY VS DISTRIBUTED MEMORY
OVERVIEW Important Processor Organizations 3 SHARED MEMORY VS DISTRIBUTED MEMORY Classical parallel algorithms were discussed using the shared memory paradigm. In shared memory parallel platform processors
More informationFault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies. Mohsin Y Ahmed Conlan Wesson
Fault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies Mohsin Y Ahmed Conlan Wesson Overview NoC: Future generation of many core processor on a single chip
More informationFault-Tolerant Multiple Task Migration in Mesh NoC s over virtual Point-to-Point connections
Fault-Tolerant Multiple Task Migration in Mesh NoC s over virtual Point-to-Point connections A.SAI KUMAR MLR Group of Institutions Dundigal,INDIA B.S.PRIYANKA KUMARI CMR IT Medchal,INDIA Abstract Multiple
More informationRecall: The Routing problem: Local decisions. Recall: Multidimensional Meshes and Tori. Properties of Routing Algorithms
CS252 Graduate Computer Architecture Lecture 16 Multiprocessor Networks (con t) March 14 th, 212 John Kubiatowicz Electrical Engineering and Computer Sciences University of California, Berkeley http://www.eecs.berkeley.edu/~kubitron/cs252
More informationSome Properties of Swapped Interconnection Networks
Some Properties of Swapped Interconnection Networks Behrooz Parhami Dept. of Electrical & Computer Engineering University of California Santa Barbara, CA 93106-9560, USA parhami@ece.ucsb.edu Abstract Interconnection
More informationLecture 3: Topology - II
ECE 8823 A / CS 8803 - ICN Interconnection Networks Spring 2017 http://tusharkrishna.ece.gatech.edu/teaching/icn_s17/ Lecture 3: Topology - II Tushar Krishna Assistant Professor School of Electrical and
More informationParallel Architecture. Sathish Vadhiyar
Parallel Architecture Sathish Vadhiyar Motivations of Parallel Computing Faster execution times From days or months to hours or seconds E.g., climate modelling, bioinformatics Large amount of data dictate
More informationMultiprocessor Interconnection Networks- Part Three
Babylon University College of Information Technology Software Department Multiprocessor Interconnection Networks- Part Three By The k-ary n-cube Networks The k-ary n-cube network is a radix k cube with
More informationPerformance of Multihop Communications Using Logical Topologies on Optical Torus Networks
Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks X. Yuan, R. Melhem and R. Gupta Department of Computer Science University of Pittsburgh Pittsburgh, PA 156 fxyuan,
More informationInterconnection Networks. Issues for Networks
Interconnection Networks Communications Among Processors Chris Nevison, Colgate University Issues for Networks Total Bandwidth amount of data which can be moved from somewhere to somewhere per unit time
More informationNon-Uniform Memory Access (NUMA) Architecture and Multicomputers
Non-Uniform Memory Access (NUMA) Architecture and Multicomputers Parallel and Distributed Computing MSc in Information Systems and Computer Engineering DEA in Computational Engineering Department of Computer
More informationSpider-Web Topology: A Novel Topology for Parallel and Distributed Computing
Spider-Web Topology: A Novel Topology for Parallel and Distributed Computing 1 Selvarajah Thuseethan, 2 Shanmuganathan Vasanthapriyan 1,2 Department of Computing and Information Systems, Sabaragamuwa University
More informationLecture 2 Parallel Programming Platforms
Lecture 2 Parallel Programming Platforms Flynn s Taxonomy In 1966, Michael Flynn classified systems according to numbers of instruction streams and the number of data stream. Data stream Single Multiple
More informationFundamentals of. Parallel Computing. Sanjay Razdan. Alpha Science International Ltd. Oxford, U.K.
Fundamentals of Parallel Computing Sanjay Razdan Alpha Science International Ltd. Oxford, U.K. CONTENTS Preface Acknowledgements vii ix 1. Introduction to Parallel Computing 1.1-1.37 1.1 Parallel Computing
More informationEE/CSCI 451: Parallel and Distributed Computation
EE/CSCI 451: Parallel and Distributed Computation Lecture #5 1/29/2017 Xuehai Qian Xuehai.qian@usc.edu http://alchem.usc.edu/portal/xuehaiq.html University of Southern California 1 From last class Outline
More informationLecture 26: Interconnects. James C. Hoe Department of ECE Carnegie Mellon University
18 447 Lecture 26: Interconnects James C. Hoe Department of ECE Carnegie Mellon University 18 447 S18 L26 S1, James C. Hoe, CMU/ECE/CALCM, 2018 Housekeeping Your goal today get an overview of parallel
More informationEE382 Processor Design. Illinois
EE382 Processor Design Winter 1998 Chapter 8 Lectures Multiprocessors Part II EE 382 Processor Design Winter 98/99 Michael Flynn 1 Illinois EE 382 Processor Design Winter 98/99 Michael Flynn 2 1 Write-invalidate
More informationOptimal Topology for Distributed Shared-Memory. Multiprocessors: Hypercubes Again? Jose Duato and M.P. Malumbres
Optimal Topology for Distributed Shared-Memory Multiprocessors: Hypercubes Again? Jose Duato and M.P. Malumbres Facultad de Informatica, Universidad Politecnica de Valencia P.O.B. 22012, 46071 - Valencia,
More informationPerformance Analysis and Enhancement of Routing Protocol in Manet
Vol.2, Issue.2, Mar-Apr 2012 pp-323-328 ISSN: 2249-6645 Performance Analysis and Enhancement of Routing Protocol in Manet Jaya Jacob*, V.Seethalakshmi** *II MECS, Sri Shakthi Institute of Engineering and
More informationA Comparative Analysis of Pro-active Routing Protocols in MANET
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 6, June 2014, pg.144
More informationUnderstanding the Routing Requirements for FPGA Array Computing Platform. Hayden So EE228a Project Presentation Dec 2 nd, 2003
Understanding the Routing Requirements for FPGA Array Computing Platform Hayden So EE228a Project Presentation Dec 2 nd, 2003 What is FPGA Array Computing? Aka: Reconfigurable Computing Aka: Spatial computing,
More informationParallel Architectures
Parallel Architectures CPS343 Parallel and High Performance Computing Spring 2018 CPS343 (Parallel and HPC) Parallel Architectures Spring 2018 1 / 36 Outline 1 Parallel Computer Classification Flynn s
More informationFigure 1. Clustering in MANET.
Volume 6, Issue 12, December 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Performance
More informationInterconnection Networks
Lecture 17: Interconnection Networks Parallel Computer Architecture and Programming A comment on web site comments It is okay to make a comment on a slide/topic that has already been commented on. In fact
More informationStudy of Network on Chip resources allocation for QoS Management
Journal of Computer Science 2 (10): 770-774, 2006 ISSN 1549-3636 2006 Science Publications Study of Network on Chip resources allocation for QoS Management Abdelhamid HELALI, Adel SOUDANI, Jamila BHAR
More informationCS 614 COMPUTER ARCHITECTURE II FALL 2005
CS 614 COMPUTER ARCHITECTURE II FALL 2005 DUE : November 23, 2005 HOMEWORK IV READ : i) Related portions of Chapters : 3, 10, 15, 17 and 18 of the Sima book and ii) Chapter 8 of the Hennessy book. ASSIGNMENT:
More informationCS252 Graduate Computer Architecture Lecture 14. Multiprocessor Networks March 9 th, 2011
CS252 Graduate Computer Architecture Lecture 14 Multiprocessor Networks March 9 th, 2011 John Kubiatowicz Electrical Engineering and Computer Sciences University of California, Berkeley http://www.eecs.berkeley.edu/~kubitron/cs252
More informationInterconnection topologies (cont.) [ ] In meshes and hypercubes, the average distance increases with the dth root of N.
Interconnection topologies (cont.) [ 10.4.4] In meshes and hypercubes, the average distance increases with the dth root of N. In a tree, the average distance grows only logarithmically. A simple tree structure,
More informationDesign and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA
Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA Maheswari Murali * and Seetharaman Gopalakrishnan # * Assistant professor, J. J. College of Engineering and Technology,
More informationDESIGN AND IMPLEMENTATION ARCHITECTURE FOR RELIABLE ROUTER RKT SWITCH IN NOC
International Journal of Engineering and Manufacturing Science. ISSN 2249-3115 Volume 8, Number 1 (2018) pp. 65-76 Research India Publications http://www.ripublication.com DESIGN AND IMPLEMENTATION ARCHITECTURE
More informationInterconnect Technology and Computational Speed
Interconnect Technology and Computational Speed From Chapter 1 of B. Wilkinson et al., PARAL- LEL PROGRAMMING. Techniques and Applications Using Networked Workstations and Parallel Computers, augmented
More informationApplication of Two-dimensional Periodic Cellular Automata in Image Processing
International Journal of Computer, Mathematical Sciences and Applications Serials Publications Vol. 5, No. 1-2, January-June 2011, pp. 49 55 ISSN: 0973-6786 Application of Two-dimensional Periodic Cellular
More informationUtkal University, Bhubaneswar, Odisha, India Utkal University, Bhubaneswar, Odisha, India
European Journal of Academic Essays, Special Issue (1): 31-35, 2014 ISSN: 2183-1904 www.euroessays.org Recent Trends in Analysis of Algorithms and Complexity Theory An Efficient Dynamic Bandwidth Allocation
More informationFigure 1: Ad-Hoc routing protocols.
Performance Analysis of Routing Protocols for Wireless Ad-Hoc Networks Sukhchandan Lally and Ljiljana Trajković Simon Fraser University Vancouver, British Columbia Canada E-mail: {lally, ljilja}@sfu.ca
More informationPerformance Analysis of Wireless Mobile ad Hoc Network with Varying Transmission Power
, pp.1-6 http://dx.doi.org/10.14257/ijsacs.2015.3.1.01 Performance Analysis of Wireless Mobile ad Hoc Network with Varying Transmission Power Surabhi Shrivastava, Laxmi Shrivastava and Sarita Singh Bhadauria
More informationOPNET based Performance Evaluation of WIMAX Network with WIMAX Management using Different QoS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 6, June 2014, pg.862
More informationParallel Computer Architecture II
Parallel Computer Architecture II Stefan Lang Interdisciplinary Center for Scientific Computing (IWR) University of Heidelberg INF 368, Room 532 D-692 Heidelberg phone: 622/54-8264 email: Stefan.Lang@iwr.uni-heidelberg.de
More informationPacket Switch Architecture
Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics 7. Output Scheduling for QoS Guarantees 8.
More informationPacket Switch Architecture
Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics 7. Output Scheduling for QoS Guarantees 8.
More informationLecture 12: Interconnection Networks. Topics: dimension/arity, routing, deadlock, flow control
Lecture 12: Interconnection Networks Topics: dimension/arity, routing, deadlock, flow control 1 Interconnection Networks Recall: fully connected network, arrays/rings, meshes/tori, trees, butterflies,
More informationA Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing
727 A Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing 1 Bharati B. Sayankar, 2 Pankaj Agrawal 1 Electronics Department, Rashtrasant Tukdoji Maharaj Nagpur University, G.H. Raisoni
More informationStudy of Geometrical structure of Perfect Difference Network (PDN)
ISSN (Online) 78- ISSN (Print) 9 9 Vol., Issue, March Study of Geometrical structure of Perfect Difference Network (PDN) Sunil Tiwari, Rakesh Kumar Katare, Vinod Sharma, C.M.Tiwari Department of Computer
More informationOPNET BASED SIMULATION AND INVESTIGATION OF WIMAX NETWORK USING DIFFERENT QoS
OPNET BASED SIMULATION AND INVESTIGATION OF WIMAX NETWORK USING DIFFERENT QoS Kamini Jaswal 1, Jyoti 2, Kuldeep Vats 3 1 M.tech, Department of electronics and communication, South point institute of engineering
More informationNode-Independent Spanning Trees in Gaussian Networks
4 Int'l Conf. Par. and Dist. Proc. Tech. and Appl. PDPTA'16 Node-Independent Spanning Trees in Gaussian Networks Z. Hussain 1, B. AlBdaiwi 1, and A. Cerny 1 Computer Science Department, Kuwait University,
More informationButterfly vs. Unidirectional Fat-Trees for Networks-on-Chip: not a Mere Permutation of Outputs
Butterfly vs. Unidirectional Fat-Trees for Networks-on-Chip: not a Mere Permutation of Outputs D. Ludovici, F. Gilabert, C. Gómez, M.E. Gómez, P. López, G.N. Gaydadjiev, and J. Duato Dept. of Computer
More informationSimulation and Performance Analysis of Throughput and Delay on Varying Time and Number of Nodes in MANET
International Journal of Recent Research and Review, Vol. VII, Issue 2, June 2014 ISSN 2277 8322 Simulation and Performance Analysis of and on Varying and Number of Nodes in MANET Arun Jain 1, Ramesh Bharti
More informationHyper-Butterfly Network: A Scalable Optimally Fault Tolerant Architecture
Hyper-Butterfly Network: A Scalable Optimally Fault Tolerant Architecture Wei Shi and Pradip K Srimani Department of Computer Science Colorado State University Ft. Collins, CO 80523 Abstract Bounded degree
More informationDifferent network topologies
Network Topology Network topology is the arrangement of the various elements of a communication network. It is the topological structure of a network and may be depicted physically or logically. Physical
More informationOperational Evaluation of Network on Chip Topologies
Operational Evaluation of Network on Chip Topologies Ana Kumar #1, Shivam Tyagi *2, C.K. Jha #3 #Department of Electronics, Banasthali University, Rajasthan, India *Delhi Metro Rail Corporation Ltd, Delhi,
More informationThe final publication is available at
Document downloaded from: http://hdl.handle.net/10251/82062 This paper must be cited as: Peñaranda Cebrián, R.; Gómez Requena, C.; Gómez Requena, ME.; López Rodríguez, PJ.; Duato Marín, JF. (2016). The
More informationAkash Raut* et al ISSN: [IJESAT] [International Journal of Engineering Science & Advanced Technology] Volume-6, Issue-3,
A Transparent Approach on 2D Mesh Topology using Routing Algorithms for NoC Architecture --------------- Dept Electronics & Communication MAHARASHTRA, India --------------------- Prof. and Head, Dept.Mr.NIlesh
More informationFull file at
Guide to Networking Essentials, Fifth Edition 2-1 Chapter 2 Network Design Essentials At a Glance Instructor s Manual Table of Contents Overview Objectives s Quick Quizzes Class Discussion Topics Additional
More informationA Congestion Controlled Multipath Routing Algorithm Based On Path Survivability Factor
ABSTRACT A Congestion Controlled Multipath Routing Algorithm Based On Path Survivability Factor A.K. Daniel 1, Shishir Dwivedi 2, Tarun Verma 3, Pankaj Kumar Dubey 4 Department of Computer Science and
More informationA New Architecture for Multihop Optical Networks
A New Architecture for Multihop Optical Networks A. Jaekel 1, S. Bandyopadhyay 1 and A. Sengupta 2 1 School of Computer Science, University of Windsor Windsor, Ontario N9B 3P4 2 Dept. of Computer Science,
More informationAn Extensive Simulation Analysis of AODV Protocol with IEEE MAC for Chain Topology in MANET
An Extensive Simulation Analysis of AODV Protocol with IEEE 802.11 MAC for Chain Topology in MANET V.K.Taksande 1, Dr.K.D.Kulat 2 1 Department of Electronics & Communication, Nagpur University Priyadarshini
More informationInterconnection Networks
Lecture 18: Interconnection Networks Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2015 Credit: many of these slides were created by Michael Papamichael This lecture is partially
More information