Formal Modeling and Analysis of Stream Processing Systems
|
|
- Clifford Henry
- 5 years ago
- Views:
Transcription
1 Formal Modeling and Analysis of Stream Processing Systems Linh T.X. Phan March 2009 Computer and Information Science University of Pennsylvania 1
2 High performance Highly optimized requirements systems 2
3 Overview Stream Processing Methods discussed here are applicable to general real-time embedded systems 3
4 Inside the box 4
5 A complete system Target Platform 5
6 1. Streaming application tasks 6
7 2. Heterogeneous computing and memory resources Image Coprocessor DSP RISC FPGA CAN Interface 7
8 3. Heterogeneous RTOS scheduling and synchronization protocols TDMA FCFS EDF Proportional Share Dynamic Fixed Priority Static 8
9 4. Heterogeneous communication resources Topology (ring, mesh, star) Switching strategies (packet, circuit) Routing strategies (static, dynamic, reconfigurable) Arbitration policies (dynamic, TDM, CDMA) 9
10 The Design Problem Application Target Platform Build a system from subsystems that satisfy the application s Image Coprocessor DSP requirements and resource constraints TDMA FCFS RISC FPGA EDF Proportional Share CAN Interface Dynamic Fixed Priority Static 10
11 The Design Process 11
12 The Performance Analysis Problem Compute/verify the performance properties of the system model 12
13 e.g. Architecture of a Picture-in-Picture App. Maximum fill-level (backlog) of the buffers? Maximum end-to-end delay of the stream? Characteristics of the output stream? Characteristics of the remaining resource?
14 Key Challenges: Complex Event Streams Infinite sequence of items (events) Highly bursty Events of multiple types interleaving Varied memory and execution demands Historically dependent or dynamically controlled 14
15 Key Challenges: Complex Tasks & Architectures Complex processing semantics fill-level of the buffers execution of an internal automaton synchronization between different streams Heterogeneous computing and communication resources Various scheduling policies EDF, Fixed-Priority, TDMA, etc. complex state-dependent scheduling schemes 15
16 Complex Trade-offs Computational Demand Throughput Memory Size 16
17 Two Categories of Performance Analysis Analysis bound An input trace Simulation An output trace e.g. A set of input traces Hybrid of Simulation & Formal Analysis An abstract input model Formal Analysis Analysis bound 17
18 Simulation vs Formal Analysis analysis bound Our focus! actual worst case Real System Formal Analysis Simulation actual best case running time 18
19 Formal Analysis Overview 19
20 Formal Analysis Overview How event streams arrive and its characteristics 20
21 Formal Analysis Overview How much and when the resource are available 21
22 Formal Analysis Overview How events are scheduled and processed 22
23 Formal Models and Analysis Methods 1 Standard Event Models (SEM) periodic, periodic with jitter/burst and variations Simple, easy to analyze Unrealistic assumptions Too restrictive Overly pessimistic results 23
24 2 Real-Time Calculus (RTC) streams & resources: count-based abstraction analysis: (min,+) algebra Capture burstiness of streams & resource availability Highly efficient Cannot model state-dependencies 24
25 3 Timed Automata model streams at very detailed level capture exact arrival time of each event Models state-dependencies Highly accurate Too detailed large models Large systems inefficient 25
26 4 Event Count Automata (ECA) syntax: similar to Timed Automata semantics: count-based abstraction capture #events in an interval of time Models state-dependencies Highly accurate Large systems inefficient 26
27 5 Hybrid Models and Methods RTC + SEM RTC + ECA Multi-Mode RTC Good accuracy-efficiency trade-off 27
28 The rest of the talk Formal Analysis using Real-Time Calculus (RTC) 28
29 RTC Background Originated from Network Calculus in computer networks domain extended for real-time embedded systems Worst-case deterministic formal analysis variant of classical queuing theory Abstract models: count-based abstraction Analysis: min-plus / max-plus algebra 29
30 Recall 30
31 RTC Performance Model 31
32 # events An Arrival Pattern R(t) = number of events that arrive in [0,t) 10 R(t) 5 0 t #events that arrive in [t, t+δ) is: R(t+Δ) - R(t) 32
33 sliding window size Count-based Abstraction Δ Lower bound Upper bound A set of arrival patterns Δ=1 t concrete time instant 33
34 Load Model: Arrival Functions α = (α l,α u ) Δ α l (Δ) α u (Δ) A set of arrival patterns Δ=1 t An arrival pattern R(t) satisfies α iff α l (Δ) R(t+Δ) - R(t) α u (Δ) 34
35 A Service Pattern # events 10 C(t) = number of events that can be processed in [0,t) C(t) 5 0 t #events that can be processed in [t, t+δ) is: C(t+Δ) - C(t) 35
36 Service Model: Service Functions β = (β l, β u ) Δ β l (Δ) β u (Δ) A set of service patterns Δ=2 t A service pattern C(t) satisfies β iff β l (Δ) C(t+Δ) - C(t) β u (Δ) 36
37 Units of Arrival and Service Functions [R(t), α(δ)] and [C(t), β(δ)] can also be specified in terms of the number of resource units processor cycles, transmiting bit, etc. Should always convert to the same unit before performing analysis 37
Formal Modeling and Analysis of Stream Processing Systems
Formal Modeling and Analysis of Stream Processing Systems (cont.) Linh T.X. Phan March 2009 Computer and Information Science University of Pennsylvania 1 Previous Lecture General concepts of the performance
More informationHardware-Software Codesign
Hardware-Software Codesign 8. Performance Estimation Lothar Thiele 8-1 System Design specification system synthesis estimation -compilation intellectual prop. code instruction set HW-synthesis intellectual
More informationCross Clock-Domain TDM Virtual Circuits for Networks on Chips
Cross Clock-Domain TDM Virtual Circuits for Networks on Chips Zhonghai Lu Dept. of Electronic Systems School for Information and Communication Technology KTH - Royal Institute of Technology, Stockholm
More informationArchitecture Modeling and Analysis for Embedded Systems
Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008 Overview Background Architecture description languages Embedded
More informationMultiple Access Communications. EEE 538, WEEK 11 Dr. Nail Akar Bilkent University Electrical and Electronics Engineering Department
Multiple Access Communications EEE 538, WEEK 11 Dr. Nail Akar Bilkent University Electrical and Electronics Engineering Department 1 Multiple Access Satellite systems, radio networks (WLAN), ethernet segment
More informationSlides 11: Verification and Validation Models
Slides 11: Verification and Validation Models Purpose and Overview The goal of the validation process is: To produce a model that represents true behaviour closely enough for decision making purposes.
More informationA Multi-Modal Composability Framework for Cyber-Physical Systems
S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical
More informationSystems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded
Communication Roland Institute of Computer Engineering Vienna University of Technology 10. November 2010 Overview 1. Definition of a protocol 2. Protocol properties 3. Basic Principles 4. system communication
More informationReal-Time Interfaces for Interface-Based Design of Real-Time Systems with Fixed Priority Scheduling
Real-Time Interfaces for Interface-Based Design of Real-Time Systems with Fixed Priority Scheduling Ernesto Wandeler Lothar Thiele Computer Engineering and Networks Laboratory Swiss Federal Institute of
More informationREVIEW OF PERFORMANCE ANALYSIS METHODS FOR REAL-TIME EMBEDDED SYSTEMS DESIGN
REVIEW OF PERFORMANCE ANALYSIS METHODS FOR REAL-TIME EMBEDDED SYSTEMS DESIGN BAKARE K. AYENI Nigerian College of Aviation Technology, Zaria Aeronautical Telecommunication Engineering School, P.M.B. 1031,
More informationEvent Count Automata: A State-based Model for Stream Processing Systems
Event Count Automata: A State-based Model for Stream Processing Systems Samarjit Chakraborty Linh T. X. Phan P. S. Thiagarajan Department of Computer Science, National University of Singapore E-mail: {samarjit,
More informationPacket multiple access and the Aloha protocol
Packet multiple access and the Aloha protocol Massachusetts Institute of Technology Department of Aeronautics and Astronautics Slide 1 Packet Multiple Access PMA SHARED UPLINK TERMINAL TERMINAL APPL TRANS
More informationApplication of Network Calculus to the TSN Problem Space
Application of Network Calculus to the TSN Problem Space Jean Yves Le Boudec 1,2,3 EPFL IEEE 802.1 Interim Meeting 22 27 January 2018 1 https://people.epfl.ch/105633/research 2 http://smartgrid.epfl.ch
More informationIntroduction: Two motivating examples for the analytical approach
Introduction: Two motivating examples for the analytical approach Hongwei Zhang http://www.cs.wayne.edu/~hzhang Acknowledgement: this lecture is partially based on the slides of Dr. D. Manjunath Outline
More informationInfluence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems
Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems Simon Perathoner 1, Ernesto Wandeler 1, Lothar Thiele 1 Arne Hamann 2, Simon Schliecker 2, Rafik
More informationMultiple Access Techniques for epon. Glen Kramer
Multiple Access Techniques for epon len Kramer glen.kramer@alloptic.com IEEE 802.3 EFM Study roup Meeting, March 2001 First Mile LAN HAVE Non-cooperative (independent) users Non-uniform traffic: most traffic
More informationPerspectives on Network Calculus No Free Lunch but Still Good Value
ACM Sigcomm 2012 Perspectives on Network Calculus No Free Lunch but Still Good Value Florin Ciucu T-Labs / TU Berlin Jens Schmitt TU Kaiserslautern Outline Network Calculus (NC): A Theory for System Performance
More informationTDDD82 Secure Mobile Systems Lecture 6: Quality of Service
TDDD82 Secure Mobile Systems Lecture 6: Quality of Service Mikael Asplund Real-time Systems Laboratory Department of Computer and Information Science Linköping University Based on slides by Simin Nadjm-Tehrani
More informationMedia Access Control. Networked Systems (H) Lecture 5
Media Access Control Networked Systems (H) Lecture 5 Lecture Outline Controlling access to the channel Link contention Media access control protocols Contention-based protocols CSMA/CD Token ring Slotted
More informationAn efficient and simple class of functions to model arrival curve of packetised flows
simple simple of s to model arrival curve of packetised flows Marc Boyer, Jörn Migge, Nicolas Navet RTSS/WCTT Workshop Nov. 29th, 2011 (ONERA,France) simple WCTT - Nov. 2011 1 / 26 Outline simple 1 2 3
More informationMultiple Access (1) Required reading: Garcia 6.1, 6.2.1, CSE 3213, Fall 2010 Instructor: N. Vlajic
1 Multiple Access (1) Required reading: Garcia 6.1, 6.2.1, 6.2.2 CSE 3213, Fall 2010 Instructor: N. Vlajic Multiple Access Communications 2 Broadcast Networks aka multiple access networks multiple sending
More information«Computer Science» Requirements for applicants by Innopolis University
«Computer Science» Requirements for applicants by Innopolis University Contents Architecture and Organization... 2 Digital Logic and Digital Systems... 2 Machine Level Representation of Data... 2 Assembly
More informationDesigning Predictable Real-Time and Embedded Systems
Designing Predictable Real-Time and Embedded Systems Juniorprofessor Dr. Jian-Jia Chen Karlsruhe Institute of Technology (KIT), Germany 0 KIT Feb. University 27-29, 2012 of at thetu-berlin, State of Baden-Wuerttemberg
More informationComposing Heterogeneous Components for System-wide Performance Analysis
Composing Heterogeneous Components for System-wide Performance Analysis Simon Perathoner, Kai Lampka, Lothar Thiele Computer Engineering and Networks Laboratory ETH Zurich, 8092 Zurich, Switzerland Email:
More informationMultimedia Communication Services Traffic Modeling and Streaming
Multimedia Communication Services Traffic Modeling and Streaming Medium Access Control algorithms Introduction and details on Aloha networks with infinite nodes Università degli Studi di Brescia A.A. 2014/2015
More informationReview of Topology and Access Techniques / Switching Concepts
Review of Topology and s / Concepts BSAD 141 Dave Novak Sources: Network+ Guide to Networks, Dean 2013 Overview Three base wired topologies Bus, star, ring Two wireless topologies Ad-hoc, infrastructure
More informationWorkload Characterization Model for Tasks with Variable Execution Demand
Workload Characterization Model for Tasks with Variable Execution Demand Alexander Maxiaguine Simon Künzli Lothar Thiele Computer Engineering and Networks Laboratory Swiss Federal Institute of Technology
More informationImpact of Traffic Aggregation on Network Capacity and Quality of Service
Impact of Traffic Aggregation on Network Capacity and Quality of Service Towela Nyirenda-Jere (towela@ittc.ukans.edu) Information and Telecommunications Technology Center University of Kansas http:// www.ittc.ukans.edu
More informationLecture 5: Performance Analysis I
CS 6323 : Modeling and Inference Lecture 5: Performance Analysis I Prof. Gregory Provan Department of Computer Science University College Cork Slides: Based on M. Yin (Performability Analysis) Overview
More informationECE453 Introduction to Computer Networks. Broadcast vs. PPP. Delay. Lecture 7 Multiple Access Control (I)
ECE453 Introduction to Computer Networks Lecture 7 Multiple Access Control (I) 1 Broadcast vs. PPP Broadcast channel = multiaccess channel = random access channel Broadcast LAN Satellite network PPP WAN
More informationModeling and Performance Analysis with Discrete-Event Simulation
Simulation Modeling and Performance Analysis with Discrete-Event Simulation Chapter 10 Verification and Validation of Simulation Models Contents Model-Building, Verification, and Validation Verification
More informationEP2210 Scheduling. Lecture material:
EP2210 Scheduling Lecture material: Bertsekas, Gallager, 6.1.2. MIT OpenCourseWare, 6.829 A. Parekh, R. Gallager, A generalized Processor Sharing Approach to Flow Control - The Single Node Case, IEEE Infocom
More informationWireless Networks (CSC-7602) Lecture 8 (22 Oct. 2007) Seung-Jong Park (Jay) Fair Queueing
Wireless Networks (CSC-7602) Lecture 8 (22 Oct. 2007) Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Fair Queueing 2 Today Wireline Queue Drop Wireless Queue Drop 3 Types of Congestion Control Strategies
More informationKommunikationssysteme [KS]
Kommunikationssysteme [KS] Dr.-Ing. Falko Dressler Computer Networks and Communication Systems Department of Computer Sciences University of Erlangen-Nürnberg http://www7.informatik.uni-erlangen.de/~dressler/
More informationA Formal Approach to the WCRT Analysis of Multicore Systems with Memory Contention under Phase-structured Task Sets
Noname manuscript No. (will be inserted by the editor) A Formal Approach to the WCRT Analysis of Multicore Systems with Memory Contention under Phase-structured Task Sets Kai Lampka Georgia Giannopoulou
More informationLecture 14: Congestion Control"
Lecture 14: Congestion Control" CSE 222A: Computer Communication Networks Alex C. Snoeren Thanks: Amin Vahdat, Dina Katabi Lecture 14 Overview" TCP congestion control review XCP Overview 2 Congestion Control
More informationReal-Time Implementation of BIP: Clocks and Real-Time Constraints
Real-Time Implementation of BIP: Clocks and Real-Time Constraints Jacques Combaz DCS Days March 27, 2009 Verimag Outline 1. Introduction: (Timed) BIP Model 2. Computing Timed Interactions 3. Model Time
More informationComputer Networking. Queue Management and Quality of Service (QOS)
Computer Networking Queue Management and Quality of Service (QOS) Outline Previously:TCP flow control Congestion sources and collapse Congestion control basics - Routers 2 Internet Pipes? How should you
More informationEvaluation and Validation
12 Evaluation and Validation Peter Marwedel TU Dortmund, Informatik 12 Germany Graphics: Alexandra Nolte, Gesine Marwedel, 2003 2010 年 12 月 05 日 These slides use Microsoft clip arts. Microsoft copyright
More informationEECS 122: Introduction to Computer Networks Resource Management and QoS. Quality of Service (QoS)
EECS 122: Introduction to Computer Networks Resource Management and QoS Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,
More informationTDMH-MAC: Real-time and multi-hop in the same wireless MAC
TDMH-MAC: Real-time and multi-hop in the same wireless MAC Federico Terraneo, Paolo Polidori, Alberto Leva, William Fornaciari Politecnico di Milano, Italy RTSS 8 Nashville, December 8 Quick context This
More informationLecture 9: Bridging. CSE 123: Computer Networks Alex C. Snoeren
Lecture 9: Bridging CSE 123: Computer Networks Alex C. Snoeren Lecture 9 Overview Finishing up media access Ethernet Contention-free methods (rings) Moving beyond one wire Link technologies have limits
More informationTraversal time for weakly synchronized CAN bus
Traversal time for weakly synchronized CAN bus Hugo Daigmorte, Marc Boyer ONERA The French aerospace lab ème Séminaire Toulousain en Réseaux (STORE) Travaux présentés dans : H. Daigmorte, M. Boyer, Traversal
More informationFrom synchronous models to distributed, asynchronous architectures
From synchronous models to distributed, asynchronous architectures Stavros Tripakis Joint work with Claudio Pinello, Cadence Alberto Sangiovanni-Vincentelli, UC Berkeley Albert Benveniste, IRISA (France)
More informationA Statically Scheduled Time- Division-Multiplexed Networkon-Chip for Real-Time Systems
A Statically Scheduled Time- Division-Multiplexed Networkon-Chip for Real-Time Systems Martin Schoeberl, Florian Brandner, Jens Sparsø, Evangelia Kasapaki Technical University of Denamrk 1 Real-Time Systems
More informationReal Time Operating Systems and Middleware
Real Time Operating Systems and Middleware Introduction to Real-Time Systems Luca Abeni abeni@disi.unitn.it Credits: Luigi Palopoli, Giuseppe Lipari, Marco Di Natale, and Giorgio Buttazzo Scuola Superiore
More informationDynamic Flow Regulation for IP Integration on Network-on-Chip
Dynamic Flow Regulation for IP Integration on Network-on-Chip Zhonghai Lu and Yi Wang Dept. of Electronic Systems KTH Royal Institute of Technology Stockholm, Sweden Agenda The IP integration problem Why
More informationPower Laws in ALOHA Systems
Power Laws in ALOHA Systems E6083: lecture 7 Prof. Predrag R. Jelenković Dept. of Electrical Engineering Columbia University, NY 10027, USA predrag@ee.columbia.edu February 28, 2007 Jelenković (Columbia
More information2. Modelling of telecommunication systems (part 1)
2. Modelling of telecommunication systems (part ) lect02.ppt S-38.45 - Introduction to Teletraffic Theory - Fall 999 2. Modelling of telecommunication systems (part ) Contents Telecommunication networks
More informationModular Performance Analysis of Cyclic Dataflow Graphs
Modular Performance Analysis of Cyclic Dataflow Graphs Lothar Thiele Nikolay Stoimenov Computer Engineering and Networks Laboratory, ETH Zurich 8092 Zurich, Switzerland thiele@tik.ee.ethz.ch stoimenov@tik.ee.ethz.ch
More informationNew Approaches to Optical Packet Switching in Carrier Networks. Thomas C. McDermott Chiaro Networks Richardson, Texas
New Approaches to Optical Packet Switching in Carrier Networks Thomas C. McDermott Chiaro Networks Richardson, Texas Outline Introduction, Vision, Problem statement Approaches to Optical Packet Switching
More informationCombining Optimistic and Pessimistic DVS Scheduling: An Adaptive Scheme and Analysis
Combining Optimistic and Pessimistic DVS Scheduling: An Adaptive Scheme and Analysis Simon Perathoner, Kai Lampka, Nikolay Stoimenov, Lothar Thiele Computer Engineering and Networks Laboratory (TIK) Swiss
More informationWorst-case Ethernet Network Latency for Shaped Sources
Worst-case Ethernet Network Latency for Shaped Sources Max Azarov, SMSC 7th October 2005 Contents For 802.3 ResE study group 1 Worst-case latency theorem 1 1.1 Assumptions.............................
More informationFormal Timing Analysis of Ethernet AVB for Industrial Automation
Formal Timing Analysis of Ethernet AVB for Industrial Automation 802.1Qav Meeting, Munich, Jan 16-20, 2012 Jonas Rox, Jonas Diemer, Rolf Ernst {rox diemer}@ida.ing.tu-bs.de January 16, 2012 Outline Introduction
More informationData Link Layer Technologies
Chapter 2.2 La 2 Data Link La Technologies 1 Content Introduction La 2: Frames Error Handling 2 Media Access Control General approaches and terms Aloha Principles CSMA, CSMA/CD, CSMA / CA Master-Slave
More informationDistributed Video Systems Chapter 3 Storage Technologies
Distributed Video Systems Chapter 3 Storage Technologies Jack Yiu-bun Lee Department of Information Engineering The Chinese University of Hong Kong Contents 3.1 Introduction 3.2 Magnetic Disks 3.3 Video
More informationA Worst Case Performance Model for TDM Virtual Circuit in NoCs
A Worst Case Performance Model for TDM Virtual Circuit in NoCs Zhipeng Chen and Axel Jantsch Royal Institute of Technology(KTH), Sweden {zhipeng,axel}@kth.se Abstract. In Network-on-Chip (NoC), Time-Division-Mutiplexing
More informationNon-Blocking Write Protocol NBW:
Non-Blocking Write Protocol NBW: A Solution to a Real-Time Synchronization Problem By: Hermann Kopetz and Johannes Reisinger Presented By: Jonathan Labin March 8 th 2005 Classic Mutual Exclusion Scenario
More informationAnalysis of AADL Models Using Real-Time Calculus With Applications to Wireless Architectures
University of Pennsylvania ScholarlyCommons Technical Reports (CIS) Department of Computer & Information Science July 2008 Analysis of AADL Models Using Real-Time Calculus With Applications to Wireless
More informationTELE Switching Systems and Architecture. Assignment Week 10 Lecture Summary - Traffic Management (including scheduling)
TELE9751 - Switching Systems and Architecture Assignment Week 10 Lecture Summary - Traffic Management (including scheduling) Student Name and zid: Akshada Umesh Lalaye - z5140576 Lecturer: Dr. Tim Moors
More informationRegular Expressions. A Language for Specifying Languages. Thursday, September 20, 2007 Reading: Stoughton 3.1
Regular Expressions A Language for Specifying Languages Thursday, September 20, 2007 Reading: Stoughton 3.1 CS235 Languages and Automata Department of Computer Science Wellesley College Motivation for
More informationMUD: Send me your top 1 3 questions on this lecture
Administrivia Review 1 due tomorrow Email your reviews to me Office hours on Thursdays 10 12 MUD: Send me your top 1 3 questions on this lecture Guest lectures next week by Prof. Richard Martin Class slides
More informationCom S 611 Spring Semester 2007 Discrete Algorithms for Mobile and Wireless Networks. Lecture 3: Tuesday, 23rd January 2007
Com S 611 Spring Semester 2007 Discrete Algorithms for Mobile and Wireless Networks Lecture 3: Tuesday, 23rd January 2007 Instructor: Soma Chaudhuri Scribe: Abhishek Sinha 1 Introduction The lecture can
More informationEfficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip
ASP-DAC 2010 20 Jan 2010 Session 6C Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip Jonas Diemer, Rolf Ernst TU Braunschweig, Germany diemer@ida.ing.tu-bs.de Michael Kauschke Intel,
More informationReal-Time Mixed-Criticality Wormhole Networks
eal-time Mixed-Criticality Wormhole Networks Leandro Soares Indrusiak eal-time Systems Group Department of Computer Science University of York United Kingdom eal-time Systems Group 1 Outline Wormhole Networks
More informationReal-Time (Paradigms) (47)
Real-Time (Paradigms) (47) Memory: Memory Access Protocols Tasks competing for exclusive memory access (critical sections, semaphores) become interdependent, a common phenomenon especially in distributed
More informationARTIST-Relevant Research from Linköping
ARTIST-Relevant Research from Linköping Department of Computer and Information Science (IDA) Linköping University http://www.ida.liu.se/~eslab/ 1 Outline Communication-Intensive Real-Time Systems Timing
More informationWireless Networks (CSC-7602) Lecture 8 (15 Oct. 2007)
Wireless Networks (CSC-7602) Lecture 8 (15 Oct. 2007) Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark 1 Today Wireline Fair Schedulling Why? Ideal algorithm Practical algorithms Wireless Fair Scheduling
More informationTHE DELAY COMPOSITION THEOREM ON PIPELINE SYSTEMS WITH NON-PREEMPTIVE PRIORITY VARYING SCHEDULING ALGORITHMS YI LU THESIS
THE DELAY COMPOSITION THEOREM ON PIPELINE SYSTEMS WITH NON-PREEMPTIVE PRIORITY VARYING SCHEDULING ALGORITHMS BY YI LU THESIS Submitted in partial fulfillment of the requirements for the degree of Master
More informationSchedulability Analysis of AADL Models
Schedulability Analysis of AADL Models Oleg Sokolsky Insup Lee University of Pennsylvania Duncan Clarke Fremont Associates Overview AADL modeling language Why is it useful and what it has Formal schedulability
More informationComputational Models for Concurrent Streaming Applications
2 Computational Models for Concurrent Streaming Applications The challenges of today Twan Basten Based on joint work with Marc Geilen, Sander Stuijk, and many others Department of Electrical Engineering
More information2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS
2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS 2.1 Real-Time and Control Computer based digital controllers typically have the ability to monitor a number of discrete and analog inputs, perform complex
More informationToward End-to-End Fairness: A Framework for the Allocation of Multiple Prioritized Resources in Switches and Routers
Toward End-to-End Fairness: A Framework for the Allocation of Multiple Prioritized Resources in Switches and Routers Yunkai Zhou Microsoft Corporation, Redmond, WA 98052 and Harish Sethu Department of
More informationCPU Scheduling. Daniel Mosse. (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013)
CPU Scheduling Daniel Mosse (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013) Basic Concepts Maximum CPU utilization obtained with multiprogramming CPU I/O Burst Cycle Process
More informationCS 716: Introduction to communication networks. - 8 th class; 17 th Aug Instructor: Sridhar Iyer IIT Bombay
CS 716: Introduction to communication networks - 8 th class; 17 th Aug 2011 Instructor: Sridhar Iyer IIT Bombay Key points to consider for MAC Types/Modes of communication: Although the medium is shared,
More informationCongestion Control In the Network
Congestion Control In the Network Brighten Godfrey cs598pbg September 9 2010 Slides courtesy Ion Stoica with adaptation by Brighten Today Fair queueing XCP Announcements Problem: no isolation between flows
More informationQoS metrics and requirements
QoS metrics and requirements Lectured by Alexander Pyattaev Department of Communications Engineering Tampere University of Technology alexander.pyattaev@tut.fi March 5, 2012 Outline 1 Introduction 2 Performance
More informationTraversal time for weakly synchronized CAN bus
Traversal time for weakly synchronized CAN bus Hugo Daigmorte, Marc Boyer ONERA The French aerospace lab 24th International Conference on Real-Time Networks and Systems RTNS 206 9th October 206 * RTNS
More informationBuffer Sizing in a Combined Input Output Queued (CIOQ) Switch
Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Neda Beheshti, Nick Mckeown Stanford University Abstract In all internet routers buffers are needed to hold packets during times of congestion.
More informationResource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems
Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of
More information10. Network dimensioning
Partly based on slide material by Samuli Aalto and Jorma Virtamo ELEC-C7210 Modeling and analysis of communication networks 1 Contents Introduction Parameters: topology, routing and traffic Dimensioning
More informationModelling, Analysis and Scheduling with Dataflow Models
technische universiteit eindhoven Modelling, Analysis and Scheduling with Dataflow Models Marc Geilen, Bart Theelen, Twan Basten, Sander Stuijk, AmirHossein Ghamarian, Jeroen Voeten Eindhoven University
More informationEnabling Scheduling Analysis of Heterogeneous Systems with Multi-Rate Data Dependencies and Rate Intervals
28.2 Enabling Scheduling Analysis of Heterogeneous Systems with Multi-Rate Data Dependencies and Rate Intervals Marek Jersak, Rolf Ernst Technical University of Braunschweig Institute of Computer and Communication
More informationChair for Network Architectures and Services Prof. Carle Department of Computer Science Technische Universität München.
Chair for Network Architectures and Services Prof. Carle Department of Computer Science Technische Universität München Network Analysis 2b) Deterministic Modelling beyond Formal Logic A simple network
More informationEP2210 FEP3210 Performance analysis of Communication networks. Topic 2 Medium access control (or multiple access protocols)
EP2210 FEP3210 Performance analysis of Communication networks Topic 2 Medium access control (or multiple access protocols) 1 Medium access control Lecture material: R. Rom, M. idi, Multiple access protocols,
More informationCompiler Construction
Compiler Construction Thomas Noll Software Modeling and Verification Group RWTH Aachen University https://moves.rwth-aachen.de/teaching/ss-16/cc/ Conceptual Structure of a Compiler Source code x1 := y2
More informationRouter Design: Table Lookups and Packet Scheduling EECS 122: Lecture 13
Router Design: Table Lookups and Packet Scheduling EECS 122: Lecture 13 Department of Electrical Engineering and Computer Sciences University of California Berkeley Review: Switch Architectures Input Queued
More informationEmbedded Systems. 7. System Components
Embedded Systems 7. System Components Lothar Thiele 7-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
More informationReminder: Datalink Functions Computer Networking. Datalink Architectures
Reminder: Datalink Functions 15-441 15 441 15-641 Computer Networking Lecture 5 Media Access Control Peter Steenkiste Fall 2015 www.cs.cmu.edu/~prs/15-441-f15 Framing: encapsulating a network layer datagram
More informationInvestigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models
Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University
More informationReference Model and Scheduling Policies for Real-Time Systems
ESG Seminar p.1/42 Reference Model and Scheduling Policies for Real-Time Systems Mayank Agarwal and Ankit Mathur Dept. of Computer Science and Engineering, Indian Institute of Technology Delhi ESG Seminar
More informationWireless Sensor Networks 8th Lecture
Wireless Sensor Networks 8th Lecture 21.11.2006 Christian Schindelhauer schindel@informatik.uni-freiburg.de 1 Media Access Control (MAC) Controlling when to send a packet and when to listen for a packet
More informationCHAPTER TWO LITERATURE REVIEW
CHAPTER TWO LITERATURE REVIEW 2.1 Introduction. This chapter provides in detail about the multiple access technologies and the OCDMA system. It starts with a discussion on various existing multiple-access
More informationVHDL framework for modeling fuzzy automata
Doru Todinca Daniel Butoianu Department of Computers Politehnica University of Timisoara SYNASC 2012 Outline Motivation 1 Motivation Why fuzzy automata? Why a framework for modeling FA? Why VHDL? 2 Fuzzy
More informationCover sheet for Assignment 3
Faculty of Arts and Science University of Toronto CSC 358 - Introduction to Computer Networks, Winter 2018, LEC0101 Cover sheet for Assignment 3 Due Monday March 5, 10:00am. Complete this page and attach
More informationSplitting Algorithms
Splitting Algorithms We have seen that slotted Aloha has maximal throughput 1/e Now we will look at more sophisticated collision resolution techniques which have higher achievable throughput These techniques
More informationThe Timed Asynchronous Distributed System Model By Flaviu Cristian and Christof Fetzer
The Timed Asynchronous Distributed System Model By Flaviu Cristian and Christof Fetzer - proposes a formal definition for the timed asynchronous distributed system model - presents measurements of process
More informationEnergy and delay trade-off of the GTS allocation mechanism in IEEE for wireless sensor networks
Energy and delay trade-off of the GTS allocation mechanism in IEEE 802.15.4 for wireless sensor networks Anis Koubaa, Mário Alves and Eduardo Tovar SUMMARY The IEEE 802.15.4 protocol proposes a flexible
More informationComputer Networks. ENGG st Semester, 2010 Hayden Kwok-Hay So
Computer Networks ENGG1015 1 st Semester, 2010 Hayden Kwok-Hay So Where are we in the semester? High Level Applications Systems Digital Logic Image & Video Processing Computer & Embedded Systems Computer
More informationWorst-Case Delay Analysis of Master-Slave Switched Ethernet Networks
Worst-Case Delay Analysis of Master-Slave Switched Ethernet Networks Mohammad Ashjaei Mälardalen University, Västerås, Sweden mohammad.ashjaei@mdh.se Meng Liu Mälardalen University, Västerås, Sweden meng.liu@mdh.se
More information