Digital Transceiver V616
|
|
|
- Philip Morton
- 5 years ago
- Views:
Transcription
1 PC-based Instrument with 4 Ch DDC, 2 Ch DUC, Spectrum Analyzer and Two XMC Module Sites System Features Intel i7 Quad Core, 8 GB RAM, 240 GB SSD, Win 7 Pro 64-bit Two, independent XMC module sites Sustained logging rate up-to 2,000 MByte/s v1.0 Per-Module Features Two 12-bit, 1000 MHz ADCs; analog bandwidth: 1000 MHz (AC Coupled) Two 16-bit, 1000 MHz DACs; analog bandwidth: 1000 MHz (AC Coupled) Xilinx Virtex-6 SX475T-2 FPGA Embedded power meter PCI Express Gen 2 (3,200 MByte/s) Digital Down-Converter (DDC) Four independent 16-bit DDC channels Programmable tuner: MHz; resolution Hz Programmable bandwidth: 10 KHz MHz DDC outputs SNR > 64 db; SFDR > 80 db Spectrum inversion for ADC under-sampling Support synchronous down-sampling on multiple channels and modules using external clock/trigger Digital Up-Converter (DUC) Two independent 16-bit DUC channels Programmable tuner: MHz; resolution Hz Programmable bandwidth: 10 KHz MHz Spectrum inversion Spectrum Analyzer Single wide-band/narrow-band 32K points FFT Eight Windowing available Programmable FFT update rate Programmable maximum hold mode Threshold limited spectrum monitoring up-to 512 bins Applications Digital Receiver Surveillance Arbitrary Waveform Generator/Player Description The V616 digital transceiver supports one or two plug-in modules, each featuring four independent channels of DDC, two DUC, and one spectrum analyzer embedded in the Xilinx Virtex-6 FPGA. It allows users to monitor the wide-band or narrow band spectrum and record the data directly from the ADCs or down-convert the channels modulated on the IF band. The embedded PC can do contiguous recording at 2,000 MByte until running out of disk space. The transmitter can play the recorded baseband waveform of different bandwidth, up-convert and modulate it on the IF band on the DACs. Each DDC/DUC has its own programmable tuner, programmable low-pass filtering, gain control, and decimation/interpolation setting, supporting independent channel bandwidths up-to 100 MHz. The DDC data is packetized in VITA-49 format with the accurate timestamps, synchronous to the external PPS signal. The DDC channel can be enabled and disabled on the fly to save the storage and bandwidth to the host computer. The embedded power meter monitors the power (dbfs) of the ADC inputs, allowing users to perform possibly analog gain control in the external front-end device, not included in the system. The spectrum analyzer, including windowing, calculates the wideband spectrum of the ADC data or the narrow-band spectrum of the DDC output data at the programmable update rate. The maximum hold helps to retain the information in the spectrum and the programmable threshold monitoring spectrum detects the spectral activities up-to 512 bins. A development kit is available for the custom design. Users can insert custom-made cores to create even more advanced applications. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Innovative Integration Innovative products Integration and disclaimers phone thereto appears at the end fax of this data sheet. All trademarks are the property of their respective owners. 1 of 11 01/21/15 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Innovative Integration standard warranty. Production processing does not necessarily include testing of all parameters.
2 System Characteristics System Parameters (See epc-duo datasheet for full embedded PC details) Number of XMC Modules Support 1 or 2 SBC Type Sustained Logging Rate Intel i7 Quad Core, 16 GB RAM, 240 GB SSD, USB3.0 x2/2.0 x2, 1 GbE x2 500 MByte/s; 2,000 MByte/s with additional SSD drives Module Parameters (See X6-1000M datasheet for full module details) A/D Converter D/A Converter FPGA Type VITA-49 Timestamp PCI Express Digital Down-Converter Channel Number 4 Channel Tuning Channel Bandwidth Two 12-bit, sampling rate up-to 1000 MHz; analog bandwidth 1000 MHz (AC Coupled) Two 16-bit, sampling rate up-to 1000 MHz; analog bandwidth 1000 MHz (AC Coupled) Xilinx Virtex-6 SX475T-2 Yes One x8 Gen 2 per-module, sustained data rate 3,200 MByte/s Programmable from MHz; default to 70 MHz Programmable from 10 KHz MHz; default to 10 MHz Decimation Rate Independent decimation rate of 4, 8, 12, 16*N, where N is from 1 to 8192; default to 80. Spectrum Inversion SNR SFDR Digital Up-Converter Channel Number 2 Channel Tuning Channel Bandwidth Yes > 64 db > 80 db Programmable from MHz; default to 70 MHz Programmable from 10 KHz MHz; default to 10 MHz Interpolation Rate Independent interpolation rate of 4, 8, 12, 16*N, where N is from 1 to 8192; default to 80. Spectrum Inversion Spectrum Analyzer Number of Core 1 Windowing Update Rate Maximum Hold Spectrum Mode Yes Rectangular, Hann, Chebyshev, Taylor, Blackman-Harris, Hamming, Gaussian, and Flat top. Programmable Programmable Full spectrum (FS): points FFT in natural order; Threshold limited spectrum (TLS): Programmable threshold monitoring up-to 512 bins Innovative Integration phone fax of 11
3 System Block Diagram DIO Mezanine SSD 240 GB Display Port USB2 x2 USB3 x2 1GbE x2 COM Express Module - i7 Quad, 16GB RAM 8x PCIE 8x PCIE XMC0 XMC1 X6-1000M Timing IRIG-B/ IEEE-1588 Module Block Diagram Figure 1. Digital transceiver block diagram Power Meter ADC Intf mux mux IP-DDC- 1GSPS IP- FFT32K- SER 1 of 4 channels Post- Processing Post- Processing mux Vita Framer Vita Framer Vita Router alert DDR Intf DIG-TRX FPGA Velo Packetizer PCIe Intf DAC Intf sum sum IP-DUC- 1GSPS IP-DUC- 1GSPS DDR Intf DDR Intf Vita Deframer Vita Deframer SID Router Velo Deframer Figure 2. X6-1000M block diagram Innovative Integration phone fax of 11
4 Programmable DDC Filter Characteristics Fs=1000 MHz, DDC Bandwidth=10 MHz DDC Frequency Response 0-50 Magnitude (db) Frequency (MHz) Figure 3. Bandwidth 10 MHz DDC frequency response Fs=1000 MHz, DDC Bandwidth=100 MHz DDC Frequency Response Magnitude (db) Frequency (MHz) Figure 4. Bandwidth 100 MHz DDC frequency response Innovative Integration phone fax of 11
5 Example Bandpass Filter Figure 5. Test environment; anti-aliasing filter is used between the digital receiver and functional generator Amplitude Input signal Fs/2 Tuning freq=70 =500 Fs=1000 Freq(MHz) Figure 6. Bandwidth 10 MHz input signal modulated at 70 MHz; blue line is the shape of anti-aliasing filter; Fs is the ADC sampling frequency. Amplitude Spectrum-inverted image Figure Fddc Fddc/2 =12.5 Freq(MHz) =6.25 Down-converted signal to the baseband; red line is the shape of DDC filter; Fddc is the DDC output rate. Innovative Integration phone fax of 11
6 Fs=1000 MHz, Fin=71 MHz, Ftune=70 MHz, DDC Bandwidth=2 MHz; Source: Agilent N5182A, Ampl: 12 dbm; BPF: TTE KC4T-70M-7M A Figure 8. DDC output complex spectrum in BinView; SNR: 64.8 db, SFDR: 80.6 db, ENOB: 10.5 bits. Fs=1000 MHz, Fin=71 MHz, Ftune=70 MHz, DDC Bandwidth=10 MHz; Source: Agilent N5182A, Ampl: 12 dbm; BPF: TTE KC4T-70M-7M A Figure 9. DDC output complex spectrum in BinView; SNR: 64 db, SFDR: 78 db, ENOB: 10.3 bits. Innovative Integration phone fax of 11
7 Software GP-1000M Figure 10. DDC tab of the application software Innovative Integration phone fax of 11
8 Figure 11. DUC tab of the application software Innovative Integration phone fax of 11
9 Figure 12. FFT tab of the application software Innovative Integration phone fax of 11
10 Ordering Information Digital Transceiver Instrument Product Part Number Description V616 Digital Transceiver Instrument Second X6-1000M Module L L0 Basic Instrument with single X6-1000M module, SW/FW PKG, epc-duo, 240GB SSD, Win7 Pro 64-Bit X6-1000M with SX475T2 FPGA, PCIe 8-lane gen1, AC-coupled, providing additional transceiver channels for DDCs, DUCs and FFT Development Kit Product Part Number Description DDC, DUC and Spectrum Analysis Framework logic 4 channels of IP-DDC-1GSPS, 2 channels of IP-DUC-1GSPS and 1 channel of IP-FFT32K-SER for X6-1000M Virtex-6 SX475T2 Accessories and Hardware Product Part Number Description Cables SSMC to SMA SSMC (male) to SMA (male) cable, SF-085 Coax in 18 Inch SSMC to BNC SSMC (male) to BNC (male) cable, 1 meter Storage SSD 240 GB Corsair Neutron Series GTX CSSD-N240GBGTXB-BK GB SATA III SSD 512 GB SAMSUNG 840 Pro Series MZ-7PD512BW 2.5" 512GB SATA III Innovative Integration phone fax of 11
11 IMPORTANT NOTICES Innovative Integration Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Innovative Integration s terms and conditions of sale supplied at the time of order acknowledgment. Innovative Integration warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Innovative Integration s standard warranty. Testing and other quality control techniques are used to the extent Innovative Integration deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. Innovative Integration assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Innovative Integration products. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. Innovative Integration does not warrant or represent that any license, either express or implied, is granted under any Innovative Integration patent right, copyright, mask work right, or other Innovative Integration intellectual property right relating to any combination, machine, or process in which Innovative Integration products or services are used. Information published by Innovative Integration regarding third-party products or services does not constitute a license from Innovative Integration to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Innovative Integration under the patents or other intellectual property of Innovative Integration. Reproduction of information in Innovative Integration data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Innovative Integration is not responsible or liable for such altered documentation. Resale of Innovative Integration products or services with statements different from or beyond the parameters stated by Innovative Integration for that product or service voids all express and any implied warranties for the associated Innovative Integration product or service and is an unfair and deceptive business practice. Innovative Integration is not responsible or liable for any such statements. For further information on Innovative Integration products and support see our web site: Mailing Address: Innovative Integration, Inc. 741 Flynn Road, Camarillo, California Copyright 2007, Innovative Integration, Incorporated Innovative Integration phone fax of 11
Digital Receiver V612
PC-based Instrument with 128 Channels DDC, Spectrum Analyzer and two XMC module sites System Features Intel i7 Quad Core, 16 GB RAM, 240 GB SSD, dual 10 GbE, Win 7 Pro 64-bit Two, independent XMC module
PMC to PCI Express Adapter with JN4 Connector Breakout
Innovative Integration Real time solutions! Mar 2009, Rev 1.1 PMC to PCI Express Adapter with JN4 Connector Breakout FEATURES Adapt one PMC to a PCI Express slot 4 lane PCI Express Host Interface PCI 64
XA-TX FEATURES APPLICATIONS SOFTWARE
PCI Express XMC Module with Eight 300 MSPS DACs and Artix-7 FPGA V0.8 3/1/17 FEATURES Eight 300 MSPS, 16-bit DAC channels 67 db SFDR D/As 1Vpp output range DIO on P16 (19 differential pairs) Xilinx Artix-7
PCI Express XMC Module with eight 125 MSPS A/Ds and Artix-7 FPGA V1.0
PCI Express XMC Module with eight 125 MSPS A/Ds and Artix-7 FPGA V1.0 FEATURES Eight 125 MSPS, 16-bit ADC channels Up to 83 db SFDR, 77 dbfs SNR A/Ds 1.3Vpp input range DIO on P16 (19 differential pairs)
PCI Express XMC to PCI Express Adapter with J16 Connector Breakout DESCRIPTION
PCI Express XMC to PCI Express Adapter with J16 Connector Breakout FEATURES Adapt one XMC.3 (PCI Express VITA 42.3) module to a PCI Express slot PCI Express x1 lane interface Active signal equalization
XMC Adapter for 3U cpci/pxi
PCI Express XMC to Compact PCI Adapter with PXI support; Air or Conduction Cooling V 1.3 FEATURES Adapt one XMC.3 (PCI Express VITA 42.3) module to a 3U compact PCI/PXI PCI/PCI-X 64 bit, 133MHz interface
PCI Express XMC Module with Four 200 MSPS 16-bit A/Ds, Virtex5 FPGA, 512MB DRAM/ 4MB SRAM DESCRIPTION
V1.1 PCI Express XMC Module with Four 200 MSPS 16-bit A/Ds, Virtex5 FPGA, 512MB DRAM/ 4MB SRAM FEATURES Four 200 MSPS 16-bit A/D channels +/-1.5V, Dual-Coupled, 50 ohm, SMA inputs - AC-coupled 200 MSPS
XMC Module with Eight 250 MSPS, 14-bit A/Ds, Xilinx Virtex-6 FPGA, and 4 GB LPDDR2
XMC Module with Eight 250 MSPS, 14-bit A/Ds, Xilinx Virtex-6 FPGA, and 4 GB LPDDR2 FEATURES Eight 250 MSPS, 14-bit A/D channels Input Bandwidth: 400 MHz (AC-coupled) 1.5 Vp-p, AC-coupled, 50 ohm, SSMC
Air Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots DESCRIPTION
V1.2 04/6/13 Air Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots FEATURES VPX for Instrumentation 3U OpenVPX embedded computer system Integrated timing and triggering Advanced
X6-250M. XMC Module with Eight 310 MSPS, 14-bit A/Ds, Xilinx Virtex-6 FPGA, and 4 GB LPDDR2 DESCRIPTION FEATURES APPLICATIONS SOFTWARE
V1.6 05/22/18 XMC Module with Eight 310 MSPS, 14-bit A/Ds, Xilinx Virtex-6 FPGA, and 4 GB LPDDR2 FEATURES Eight 310 MSPS, 14-bit A/D channels (250 MSPS built prior to Sep 10, 2014) Input Bandwidth: 400
VPXI epc. Datasheet. AmpliconBenelux.com. Air Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots DESCRIPTION
V1.2 04/6/13 Air Cooled 4U 1/2 Rack OpenVPX Windows/Linux Computer with Four Expansion Slots FEATURES VPX for Instrumentation 3U OpenVPX embedded computer system Integrated timing and triggering Advanced
XMC Module with Two 1.8 GSPS, 12-bit A/Ds, Xilinx Virtex-6 FPGA, and 4 GB LPDDR2 DESCRIPTION
v2.3 07/30/14 XMC Module with Two 1.8 GSPS, 12-bit A/Ds, Xilinx Virtex-6 FPGA, and 4 GB LPDDR2 FEATURES Two 1.8 GSPS, 12-bit A/D channels/single channel interleaved at 3.6 GHz Input Bandwidth: 2.2 GHz
INVENTORY HISTORY REPORT EXTENSION. User Guide. User Guide Page 1
INVENTORY HISTORY REPORT EXTENSION User Guide User Guide Page 1 Important Notice JtechExtensions reserves the right to make corrections, modifications, enhancements, improvements, and other changes to
FMC-SFP+ FEATURES APPLICATIONS SOFTWARE. FMC Module with Four SFP+ Ports DESCRIPTION
V1.2 5/17/17 FMC Module with Four SFP+ Ports FEATURES Four SFP+ ports Up to 5 Gbps per port Programmable low jitter clock supports 0.16 to 350 MHz range with 1PPM step Spreadspectrum clock support 10 MHz,
A Windows/Linux Embedded Single Board Computer with XMC IO Site and 1 GbE Link DESCRIPTION
V1.4 05/31/16 A Windows/Linux Embedded Single Board Computer with XMC IO Site and 1 GbE Link FEATURES Combines an industry standard COM Express CPU module with XMC IO module in a compact, stand-alone design
CUSTOM GOOGLE SEARCH. User Guide. User Guide Page 1
User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue
COPious-PXIe. Single Board Computer with HPC FMC IO Site DESCRIPTION APPLICATIONS SOFTWARE V0.2 01/17/17
V0.2 01/17/17 Single Board Computer with HPC FMC IO Site FEATURES Combines an Zynq Z7045 SoC with FMC IO module in a compact, stand alone design Powerful, dual, floating-point ARM A9 CPU performance 8HP
INVENTORY REPORT EXTENSION. User Guide. User Guide Page 1
INVENTORY REPORT EXTENSION User Guide User Guide Page 1 Important Notice JtechExtensions reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products
FMC-QSFP+ FEATURES APPLICATIONS SOFTWARE. FMC Module with Dual QSFP+ Ports DESCRIPTION
V1.1 2/12/17 FMC Module with Dual QSFP+ Ports FEATURES Two QSFP+ ports Up to 40 Gbps per port (IEEE 802.3ba) 2wire I2C communication interface and other lowspeed electrical interface compliant to SFF 8436
PEX7-COP PRELIMINARY rev /09/18
PRELIMINARY rev 0.96 02/09/18 PCI Express Desktop/Server Coprocessor with Kintex-7 FPGA Computing Core and FMC I/O Site FEATURES Desktop/Server 3/4 full-length FPGA Coprocessor Card FMC HPC I/O site (VITA
TFP101, TFP201, TFP401, TFP401A 2Pix/Clk Output Mode
Application Note SLLA137 March 2003 TFP101, TFP201, TFP401, TFP401A 2Pix/Clk Output Mode Digital Visual Interface ABSTRACT This document explains the recommended configuration to operate the TFP101/201/401(A)
ADD RELATED PRODUCTS TO CART. User Guide. User Guide Page 1
ADD RELATED PRODUCTS TO CART User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services
epc-duo Windows/Linux Embedded Computer with dual XMC I/O, dual 10 GbE, Integrated timing support V1.7 FEATURES Front View Rear View
Windows/Linux Embedded Computer with dual XMC I/O, dual 10 GbE, Integrated timing support V1.7 FEATURES Combines an industry-standard COM Express CPU module with dual XMC I/O modules in a compact, standalone
GUEST CHECKOUT TO REGISTERED CUSTOMERS. User Guide. User Guide Page 1
GUEST CHECKOUT TO REGISTERED CUSTOMERS User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products
Debugging Shared Memory Systems
Application Report SPRA754 - May 2001 Debugging Shared Memory Systems Jeff Hunter Software Development Systems/Emulation Team ABSTRACT Multiple cores on a single processor often share a common block of
einstrument-pc Windows/Linux/VxWorks Embedded Computer with dual XMC IO Sites, integrated timing and GPS support Compact PC with XMC IO Sites
12/20/10 Windows/Linux/VxWorks Embedded Computer with dual XMC IO Sites, integrated timing and GPS support FEATURES Combines an industry-standard COM Express CPU module with dual XMC IO modules in a compact,
Windows/Linuxs Embedded Computer with dual XMC I/O, dual 10 GbE, Integrated timing support. Front View DESCRIPTION
V1.5 03/21/16 Windows/Linuxs Embedded Computer with dual XMC I/O, dual 10 GbE, Integrated timing support FEATURES Combines an industry-standard COM Express CPU module with dual XMC I/O modules in a compact,
Increase Current Drive Using LVDS
Application Report SLLA100 May 2001 Increase Current Drive Using LVDS Steve Corrigan DSBU LVDS ABSTRACT The most common configuration for an LVDS connection is the one-way transmission topology. A single
X6-1000M. XMC Module with 2x 1 GSPS 12-bit A/D, 4x 500 MSPS/2x 1 GSPS 16-bit DAC, Virtex6 FPGA, 4GB Memory and PCI Express DESCRIPTION FEATURES
V 1.6 6/27/14 XMC Module with 2x 1 GSPS 12-bit A/D, 4x 500 MSPS/2x 1 GSPS 16-bit DAC, Virtex6 FPGA, 4GB Memory and PCI Express FEATURES Two 1 GSPS, 12-bit A/D channels Four 500 MSPS or two 1 GSPSP 16-bit
Windows/Linux Embedded Computer with Kintex7 FPGA, FMC I/O Site, Integrated Timing Support
Ver 1.5 5/23/16 Windows/Linux Embedded Computer with Kintex7 FPGA, FMC I/O Site, Integrated Timing Support FEATURES APPLICATIONS SOFTWARE DESCRIPTION Please be aware that an important notice concerning
HSKT TM Technology Specifications
HSKT TM Technology Specifications September 2018 Page 1 of 6 Copyright 2018, IndoTraq LLC Datasheet v1.3 HSKT This high-speed technology combines 12 axes of information into a tiny package to give a precise
X5-TX. Datasheet. AmpliconBenelux.com
V 2.0 11/10/09 PCI Express XMC Module with Four channels 500 MSPS or Dual 1 GSPS, 16-bit DAC outputs, Virtex5 FPGA with 512MB DDR2 DRAM and 4 MB QDR SRAM Memories FEATURES 16-bit DACs: Four outputs at
SavvyCube Ecommerce Analytics Connector by MageWorx. User Guide
SavvyCube Ecommerce Analytics Connector by MageWorx User Guide Getting started with SavvyCube A SavvyCube account is required in order to use this extension. You can sign up for an account here: https://appbeta.savvycube.com/account/register
EV Software Rev Evaluation System User Guide. Introduction. Contents. Hardware and Software Setup. Software Installation
Contents Evaluation System User Guide Software Rev 2.0.1 Introduction Section Page No. Introduction 1 Kit Contents 1 Hardware and Software Setup 1 Software Installation 1 Hardware Connection 1 Operation
X3-25M. PCI Express XMC Module with Two 105 MSPS A/Ds, Two 50 MSPS DACs and 1.8M Spartan 3A DSP FPGA FEATURES
PCI Express XMC Module with Two 105 MSPS A/Ds, Two 50 MSPS DACs and 1.8M Spartan 3A DSP FPGA v1.2 FEATURES Two 105 MSPS, 16-bit A/D channels -110 db noise floor, 97 db SFDR A/Ds Two 50 MSPS, 16-bit DAC
A DSP/BIOS AIC23 Codec Device Driver for the TMS320C5510 DSK
Application Report SPRA856A June 2003 A DSP/BIOS AIC23 Codec Device for the TMS320C5510 DSK ABSTRACT Software Development Systems This document describes the implementation of a DSP/BIOS device driver
XMC Module with Two 400/500 MSPS A/Ds, Two 500MSPS DACs, Virtex6 FPGA, 4 GB Memory and PCI/PCIe DESCRIPTION
V 1.7 6/27/14 XMC Module with Two 400/500 MSPS A/Ds, Two 500MSPS DACs, Virtex6 FPGA, 4 GB Memory and PCI/PCIe FEATURES Two 400 MSPS, 14-bit A/D channels (500MSPS, 12-bit option) Two 500 MSPS, 16-bit D/A
NO P.O. BOXES ALLOWED AT CHECKOUT. User Guide. User Guide Page 1
NO P.O. BOXES ALLOWED AT CHECKOUT User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and
IMPORT/EXPORT Newsletter Subscribers. User Guide. User Guide Page 1
IMPORT/EXPORT Newsletter Subscribers User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and
WM8805_6152_DS28_EV1_REV3 Schematic and Layout. WM8805_6152_DS28_EV1_REV3 Schematic and Layout. Customer Information 1 of 18 June 2007, Rev 3.
Customer Information 1 of 18 June 2007, Rev 3.1 Top Level Customer Information 2 of 18 June 2007, Rev 3.1 S/PDIF Inputs Customer Information 3 of 18 June 2007, Rev 3.1 WM8805 Customer Information 4 of
AD GSPS Analog Input XMC/PMC with Xilinx Virtex -5 FPGA. Data Sheet
Data Sheet 3GSPS Analog Input XMC/PMC with Xilinx Virtex -5 FPGA Applications Electronic Warfare (EW) Spectral Analysis RADAR Features 3GSPS, 8-bit ADC Xilinx Virtex-5 SX95T FPGA (user programmable) Dual
IndoTraq Development Kit 1: Command Reference
IndoTraq Development Kit 1: Command Reference April 2016 Page 1 of 9 Copyright 2016, IndoTraq LLC DK1 Command Reference v1.0 Contents 1 Introduction... 3 1.1 Writing Conventions... 3 2 Basics... 3 2.1
X3-SD. PCI Express XMC Module with 16 A/D Channels of 24-bit, 216kSPS, >110 db, and 1M FPGA with 4 MB Memory DESCRIPTION APPLICATIONS SOFTWARE
PCI Express XMC Module with 16 A/D Channels of 24-bit, 216kSPS, >11, and 1M FPGA with 4 MB Memory FEATURES 16 Sigma-Delta A/D Channels >11 S/N Fully differential, +/-1V inputs Sample rates up to 216 KSPS
SBC-COMe FEATURES DESCRIPTION APPLICATIONS SOFTWARE. EnTegra Ltd Tel: 44(0) Web:
A Windows /Linux Embedded Single Board Computer with XMC IO Site FEATURES Combines an industry standard COM CPU module with an XMC IO module in a compact, stand alone design Scalable CPU performance from
GUEST CHECKOUT TO REGISTERED CUSTOMERS
GUEST CHECKOUT TO REGISTERED CUSTOMERS FOR MAGENTO 2 User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to
PCI Express Desktop/Server Coprocessor with Virtex6 FPGA computing core and FMC IO site DESCRIPTION
V 1.0 10/9/11 PCI Express Desktop/Server Coprocessor with Virtex6 FPGA computing core and FMC IO site FEATURES Desktop/Server Half length FPGA coprocessor card FMC I/O site (VITA 57) with x10 5 Gbps MGT
Power Line Modem with E-Meter Platform Quick Start Guide
Purpose This document gives a quick summary of the steps to set up and run the platform. Preparation The setup configurations are shown in Figures 1 and 2, depending on whether a USB or RS232 (serial)
epc-k7 Datasheet AmpliconBenelux.com Windows/Linux Embedded Computer with Kintex-7 FPGA, Dual FMC IO Sites, Integrated Timing Support
V1.5 7/30/13 Windows/Linux Embedded Computer with Kintex-7 FPGA, Dual FMC IO Sites, Integrated Timing Support FEATURES Combines an industry-standard COM Express CPU Type 6 module with dual FMC IO modules
Techniques for Profiling on ROM-Based Applications
Application Report SPRA761 June 2001 Techniques for Profiling on ROM-Based Applications Harsh Sabikhi Code Composer Studio, Applications Engineering ABSTRACT This application report describes the methods
Figure 1. Front view of industrial, conduction-cooled epc chassis DESCRIPTION
V1.9 5/23/16 Windows/Linux Embedded Computer with Kintex-7 FPGA, Dual FMC IO Sites, Integrated Timing Support FEATURES Combines an industry-standard COM Express CPU Type 6 module with dual FMC IO modules
PCI Express XMC Module with 12 simultaneous channels of 10 MSPS 16-bit A/D, and 1.8M FPGA DESCRIPTION
v1.3 PCI Express XMC Module with 12 simultaneous channels of 10 MSPS 16-bit A/D, and 1.8M FPGA FEATURES 12 channels of 10 MSPS, 16-bit simultaneously sampling A/D -110 db noise floor, 91 db SFDR Low latency
Stereo Dac Motherboard application information
Stereo Dac Motherboard application information 1 Introduction The "Stereo Dac Motherboard" is a high end solution to create a complete dac system. Just one board is needed to create a stereo system. Several
This document describes the features of the GUI program used to control Power Line Modem with E-Meter Platform.
Overview This document describes the features of the GUI program used to control Power Line Modem with E-Meter Platform. Program Startup The first time the program is run, three menus will be displayed
X3-Servo. PCI Express XMC Module with 12 Simultaneous Channels of 250 KSPS,16-bit A/Ds and 2MSPS, 16-bit DACs and 1.8M FPGA FEATURES DESCRIPTION
PCI Express XMC Module with 12 Simultaneous Channels of 250 KSPS,16-bit A/Ds and 2MSPS, 16-bit DACs and 1.8M FPGA v1.2 FEATURES 12 Simultaneous channels of 250 KSPS, 16- bit A/D 12 channels of 1 MSPS,
WM DS28-EV2-REV1 Schematic and Layout
DOC TYPE: BOARD REFERENCE: BOARD TYPE: WOLFSON DEVICE(S): SCHEMATIC AND LAYOUT WM8741-6060-DS28-EV2-REV1 Customer Standalone WM8741 DATE: October 2008 DOC REVISION: Rev 1.0 Customer Information 1 SCHEMATIC
ADQ412. Product Preview. Features. Introduction. Applications. Software support. Ordering information. ADQ Development Kit
ADQ412 is a software-selectable two or four channel flexible member of the ADQ V6 Digitizer family. The ADQ412 has an outstanding combination of high bandwidth and dynamic range, which enables demanding
WM DT16-EV1. Customer Standalone Board WOLFSON DEVICE(S): DATE: August 2009
DOC TYPE: BOARD REFERENCE: BOARD TYPE: WOLFSON DEVICE(S): WM8524-6228-DT16-EV1 Customer Standalone Board WM8524 DATE: August 2009 DOC REVISION: Rev 1.0 Customer Information 1 SCHEMATIC Sheet 1: Main Schematic
OMAP SW. Release Notes. OMAP Software Tools OST version 2.5 Release. 16xx/1710/242x platforms. Document Revision: 2.5 Release
OMAP SW OST version 2.5 Release 16xx/1710/242x platforms Document Revision: 2.5 Release Issue Date: 29 th July 2005 Revision: 2.5 Release 13 th July 2005 Table of Contents Page i IMPORTANT NOTICE Texas
WM DS28-EV1-REV2 Schematic and Layout WOLFSON DEVICE(S):
DOC TYPE: BOARD REFERENCE: BOARD TYPE: WOLFSON DEVICE(S): DATE: DOC REVISION: WM8716-6042-DS28-EV1-REV2 Customer Standalone WM8716 May 2008 Rev 1.0 Customer Information 1 SCHEMATIC Sheet 1: Top Level Customer
Cardsharp. Single Board Computer with HPC FMC IO Site V0.8 03/09/16
Single Board Computer with HPC FMC IO Site V0.8 03/09/16 FEATURES Combines an Zynq Z7045 SoC with FMC IO module in a compact, stand alone design Powerful, dual, floating-point ARM A9 CPU performance Rugged,
PEX6-COP. PCI Express Desktop/Server Coprocessor with Virtex6 FPGA computing core and FMC IO site DESCRIPTION FEATURES SOFTWARE
V 1.6 09/23/14 PCI Express Desktop/Server Coprocessor with Virtex6 FPGA computing core and FMC IO site FEATURES Desktop/Server 3/4-length FPGA coprocessor card FMC I/O site (VITA 57) with x10 6.25 Gbps
Hardware UART for the TMS320C3x
TMS320 DSP DESIGNER S NOTEBOOK Hardware UART for the TMS320C3x APPLICATION BRIEF: SPRA223 Contributed by Lawrence Wong Digital Signal Processing Products Semiconductor Group Texas Instruments June 1993
A DSP/BIOS AIC23 Codec Device Driver for the TMS320C6416 DSK
Application Report SPRA909A June 2003 A DSP/BIOS AIC23 Codec Device for the TMS320C6416 DSK ABSTRACT Software Development Systems This document describes the usage and design of a device driver for the
WM CS20-M-REV2
DOC TYPE: BOARD REFERENCE: BOARD TYPE: WOLFSON DEVICE(S): SCHEMATIC AND LAYOUT WM8533-2011-CS20-M-REV2 Customer Mini Board WM8533 DATE: November 2011 DOC REVISION: Rev1.0 Customer Information 1 SCHEMATIC
WM DT20-EV1. Customer Standalone Board WOLFSON DEVICE(S): DATE: September 2009
DOC TYPE: BOARD REFERENCE: BOARD TYPE: WOLFSON DEVICE(S): SCHEMATIC AND LAYOUT WM8523-6228-DT20-EV1 Customer Standalone Board WM8523 DATE: September 2009 DOC REVISION: Rev 1.0 Customer Information 1 SCHEMATIC
SN65DSI86 SW Examples
Application Report December 30, 2013 SN65DSI86 SW Examples Mike Campbell CCI ABSTRACT The document contains examples of how to program the SN65DSI86 for different purposes. All examples in the document
Mini-K7. Datasheet. AmpliconBenelux.com. Windows/Linux Embedded Computer with Kintex7 FPGA, FMC I/O Site, Integrated Timing Support
Ver 1.4 5/6/14 Windows/Linux Embedded Computer with Kintex7 FPGA, FMC I/O Site, Integrated Timing Support FEATURES Combines an industry-standard COM Express CPU module with a single FMC I/O module in an
Important Notice. All company and brand products and service names are trademarks or registered trademarks of their respective holders.
Important Notice MageWorx reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or
PXDAC4800. Product Information Sheet. 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES APPLICATIONS OVERVIEW
Product Information Sheet PXDAC4800 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES 4 AC-Coupled or DC-Coupled DAC Channel Outputs 14-bit Resolution @ 1.2 GSPS for 2 Channels or 600 MSPS for 4
SBC-K7. Datasheet. AmpliconBenelux.com. Embedded PC for Instrumentation and Control with Kintex7 FPGA core and configurable FMC IO DESCRIPTION
V 0.1 8/10/11 Embedded PC for Instrumentation and Control with Kintex7 FPGA core and configurable FMC IO FEATURES Embedded PC Runs Windows/Linux i7 CPU, 4 cores, 2.2 GHz, 8-16 GB or Atom CPU, 1 or 2 cores,
Table 1. Proper Termination of Unused (Port) Pins in a Single-Port PSE System
Application Report SLVA231A June 2006 Revised November 2006 Proper Termination of Unused Port Connections Dale Wellborn... PMP Systems Power The TPS2384 quad integrated power sourcing equipment (PSE) power
IMPORT/EXPORT CUSTOMERS FOR MAGENTO 2. User Guide. User Guide Page 1
IMPORT/EXPORT CUSTOMERS FOR MAGENTO 2 User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products
X3-SDF. PCI Express XMC Module with 4-Channels of 24 bit, 5 MSPS Sigma-Delta A/D, 1M FPGA and 4 MB Memory FEATURES DESCRIPTION APPLICATIONS SOFTWARE
V 1.2 PCI Express XMC Module with 4-Channels of 24 bit, 5 MSPS Sigma-Delta A/D, 1M FPGA and 4 MB Memory FEATURES Four Simultaneous A/D Channels 121 db SFDR @ 10 KSPS 105 db S/N @ 10 KSPS 107 db SFDR @
I2C and the TAS3001C. Introduction. The I2C Protocol. Digital Audio Group ABSTRACT
Application Report SLEA001 February 2001 I2C and the TAS3001C Digital Audio Group ABSTRACT The TAS3001C stereo audio digital equalizer provides a serial control interface using the I2C protocol. Since
New! New! New! New! New!
New! New! New! New! New! Models 72664, Model 74664 Model 73664 General Information Models 72664, are members of the Cobalt family of high-performance CompactPCI s based on the Xilinx Virtex-6 FPGA. They
IMPORT/EXPORT WISH LIST ITEMS FOR MAGENTO 2. User Guide. User Guide Page 1
IMPORT/EXPORT WISH LIST ITEMS FOR MAGENTO 2 User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products
Configuring Code Composer Studio for OMAP Debugging
Application Report SPRA807 - November 2001 Configuring Code Composer Studio for OMAP Debugging Harry Thompson Software Development Systems/Customer Support ABSTRACT The OMAP Code Composer Studio (CCStudio)
Using the TMS320C5509 USB Bootloader
Application Report SPRA840 - October 2002 Using the TMS320C5509 USB Bootloader Mathew George, Jr. (Joe) Clay Turner ABSTRACT C5000 DSP Applications Boot loading the TMS320VC5509 digital signal processor
1. Installation Instructions
Table of Contents 1. Extension installation instructions 2. Accessing the extension main settings 3. Search Autocomplete settings 4. Search Autocomplete on the front-end 5. User Agreement 6. Support and
Donations Ultimate User Guide
User Guide Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product
Product Information Sheet PX Channel, 14-Bit Waveform Digitizer
Product Information Sheet PX14400 2 Channel, 14-Bit Waveform Digitizer FEATURES 2 Analog Channels at up to 400 MHz Sample Rate per Channel 14 Bits of Resolution Bandwidth from 100 KHz to 400 MHz 1 Gigabyte
Store & Currency Auto Switcher
Store & Currency Auto Switcher User Guide Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time
File Downloads User Guide
User Guide Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product
Cross Linking Magento Extension
Cross Linking Magento Extension User Guide Important Notice MageWorx reserves the right to make corrections, modifications, enhancements, improvements, and other changes to all its products and services
DONATIONS ULTIMATE USER GUIDE 1
DONATIONS ULTIMATE USER GUIDE 1 Important Notice MageWorx reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and
PROGRAMMING THE MSC1210
Application Report SBAA076 - April 2002 PROGRAMMING THE MSC1210 By Russell Anderson SERIAL FLASH PROGRAMMING AUTOBAUD AND SETUP The BootROM start address is F800 H for User Application Mode (UAM), and
XMC Module with Two 5 GSPS, 16-bit DACs, Xilinx Ultrascale FPGA 4 GB DDR4 Memory DESCRIPTION
V 1.2 1/3/17 XMC Module with Two 5 GSPS, 16-bit DACs, Xilinx Ultrascale FPGA 4 GB DDR4 Memory FEATURES Two 16-bit DAC channels: 0.1 to 2.5GHz usable BW (standard) Enhanced 2nd and 3rd Nyquist modes Frequency
Texas Instruments Voltage-Level-Translation Devices
Application Report SCEA21 - February 21 Texas Instruments -Level-Translation Devices Nadira Sultana and Chris Cockrill Standard Linear & Logic ABSTRACT In electronic systems design, there is a need to
PROFIT AND LOSS REPORT EXTENSION. User Guide. User Guide Page 1
PROFIT AND LOSS REPORT EXTENSION User Guide User Guide Page 1 Important Notice JTechExtensions reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its
DSP/BIOS Link. Platform Guide Published on 20 th JUNE Copyright 2009 Texas Instruments Incorporated.
DSP/BIOS Link Platform Guide 1.63 Published on 20 th JUNE 2009 Copyright 2009 Texas Instruments Incorporated. 2 Platform Support Products Version 1.63 IMPORTANT NOTICE Texas Instruments Incorporated and
TLK10081 EVM Quick Start Guide Texas Instruments Communications Interface Products
TLK10081 EVM Quick Start Guide Texas Instruments Communications Interface Products 1 Board Overview +5 V Adapter Input Connector for voltage monitor board Connector for SMA break-out or FPGA board. Allows
TMS320C6000 DSP Interrupt Selector Reference Guide
TMS320C6000 DSP Interrupt Selector Reference Guide Literature Number: January 2004 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
COMMUNICATIONS WITH THE MULTI- CHANNEL HOST P RT INTERFACE
Multiple Channels COMMUNICATIONS WITH THE MULTI- CHANNEL HOST P RT INTERFACE With the HPI and McHPI, applications can create a single physical channel and multiple virtual channels to provide communications
Application Report. 1 Hardware Description. John Fahrenbruch... MSP430 Applications
Application Report SLAA309 June 2006 Low-Power Tilt Sensor Using the MSP430F2012 John Fahrenbruch... MSP430 Applications ABSTRACT The MSP430 family of low-power microcontrollers are ideal for low-power
PX14400A 14-Bit, 400 MS/s, 2 CH AC-Coupled, PCIe Digitizer
Product Information Sheet PX14400A 14-Bit, 400 MS/s, 2 CH AC-Coupled, PCIe Digitizer FEATURES Up to 400 MHz Sample Rate per Channel 14 Bits of Resolution 2 AC-Coupled Analog Input Channels Bandwidth from
New! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
DS25BR204 Evaluation Kit
3.125 Gbps 1:4 LVDS Buffer/Repeater with Transmit Pre-emphasis and Receive Equalization DS25BR204 Evaluation Kit USER MANUAL Part Number: DS25BR204EVK NOPB For the latest documents concerning these products
Application Report. Low-Power Wireless. Shreharsha Rao... ABSTRACT
Application Report SWRA043B July 2005 Dolphin Frequency Hopping Spread Spectrum Chipset Host Interface Protocol Shreharsha Rao... Low-Power Wireless ABSTRACT The Dolphin is a FCC precertified reference
Application Report. 1 Introduction. MSP430 Applications. Keith Quiring... ABSTRACT
Application Report SLAA325 July 2006 MSP430 Interface to CC1100/2500 Code Library Keith Quiring... MSP430 Applications ABSTRACT The MSP430 is an ideal microcontroller solution for low-cost, low-power wireless
Wolverine - based microcontrollers. Slashing all MCU power consumption in half
Wolverine - based microcontrollers Slashing all MCU power consumption in half Wolverine: Industry s lowest power MCU platform Unique mixed signal ultra-low leakage process technology Enables variety of