CONTENTS. 1.0 Introduction Description of the Circuit Installation Connection of Power Supply 4

Size: px
Start display at page:

Download "CONTENTS. 1.0 Introduction Description of the Circuit Installation Connection of Power Supply 4"

Transcription

1 1 CONTENTS PAGE NO 1.0 Introduction Description of the Circuit Installation Connection of Power Supply Connection of Output Signals to Relay Contacts Interfacing to ESA Trainers Demonstration Examples Demonstration Program for MPS 85-3 Trainer Demonstration Program for ESA 85-2 Trainer Demonstration Program for ESA 80 Trainer Demonstration Program for ESA 31 Trainer Demonstration Program for ESA 68K Trainer Demonstration Program for ESA 86/88-2 Trainer Application Notes Power Supply Monitor Timed Bell Circuit Absolute Zero Level in TTL Logic 17 Appendix A : Component Layout Diagram Appendix B : Schematic Diagram Appendix C : Connector Details

2 2 1.0 INTRODUCTION Electro Systems Associates Pvt Ltd manufactures a variety of microprocessor trainers, development/debugging tools and also microcomputer development systems useful for educational institutions and research and development laboratories. The relay output card is a general purpose interface for microprocessor based systems, PC compatibles or any other electronic control systems where absolute electrical isolation between the system and external contacts is required for the safe operation of the system. The relay output card allows the user to connect a system to control 24 relays. It provides convenient interface for various applications like programmable logic control, industrial automation etc. RELAY OUTPUT CARD SPECIFICATIONS Input data lines : 24 Signal input level Mode of relay contacts Maximum switched voltage Maximum carry current Power requirements System requirement : TTL compatible : SPDT : 110V : 1.5 Amp per contact : +12V DC at 500 ma maximum : a. Any microprocessor based system with TTL output ports b. Any PC compatible system c. Any other system with TTL output ports

3 3 2.0 DESCRIPTION OF THE CIRCUIT Please refer to the schematics of this interface presented in appendix B. This interface consists of 24 relays each operating at +12V DC. One end of the relay coil is connected to +12V and the other end to the output of an inverter buffer (ULN 2003). All the 24 relays follow similar connections. The relay contacts are brought to screw terminals (A0,B0,C0,A1,B1,..etc) at connector J2. All the input lines of the inverter buffer are brought to a 26 pin male connector J1 on one edge of the card. When the input to an inverter buffer is high, it's output is low and the relay coil connected to this inverter gets activated. When the input to an inverter buffer is low, it's output is high and the relay coil is not activated. The inductive coupling between relay coil and contacts provides electrical isolation between the controlling system and the contacts. 3.0 INSTALLATION The relay output card is supplied as a package containing following units. Relay output card User's manual The interface module has a 26-pin connector at one edge of the card. This is used for connecting the interface to the trainer with a flat cable connector set. Table 3-1 shows the connector on various trainers to which this interface can be connected. Some trainers have two connectors and either may be used for connecting this interface. The demonstration programs presented in this manual assumes that the interface is connected to connectors shown in column A. If the connector shown in column B is used, then user has to change the port addresses appropriately. User may refer to the component layout diagrams of respective ESA trainers to locate the connectors mentioned here. TABLE-3.1 MICROPROCESSOR A B TRAINER MPS85-3 J2 J1 ESA85-2 J2 J1 ESA-80 J2 J1 ESA-65 P4 ESA-68K P3 P4 ESA 68K-2 J2 J1 ESA 68-2 J1 J6

4 4 ESA 196 J1 J2 ESA-31 J2 J1 ESA-51 J10 J7 ESA-51E J5 J3 ESA-86/88-2 J4 J5 ESA-86/88-3 J8 J9 ESA-86/88E J4 J6 3.1 CONNECTION OF POWER SUPPLY The interface requires a power supply of +12V DC at 500 ma maximum. If the user system has provision to feed +12V to pin 25 of the connector J1 on the interface, a jumper must be connected at JP1. As shipped from the factory, JP1 is kept open. If the user system does not have the provision to feed +12V, a two pin connector J3 provided on the interface can be used to connect the power supply. Make sure that it is connected with proper polarity. Please refer to the layout and schematic diagrams for locating connector J1, jumper JP1 and the two pin connector J3. When separate power supplies are used, their negative terminals should be shorted together. A power switch is provided on the interface to facilitate switching-on and off the power to the interface without affecting the power to the system. 3.2 CONNECTION OF OUTPUT SIGNALS TO RELAY CONTACTS There are three lines coming from a relay that are terminated at screw terminals. (eg. A0,B0 and C0.) When the relay is not activated, connection exists between A0 and C0 (normally closed). When the relay is activated, connection changes and exists between B0 and C0 (normally open). For connecting signals to relay contacts, Loose the screws on the terminations. Insert the two wires into loosened terminals and tighten the screws. 3.3 INTERFACING TO ESA TRAINERS The interface can be connected to any of the ESA trainers through a 26 pin connector J1 on the interface. The procedure is as follows: 1. Switch off the power supply connected to the trainer.

5 5 2. Connect one end of 26 core ribbon cable to appropriate connector on the trainer as indicated by table Connect the other end of the cable to the 26 pin male connector J1 on the interface card. 4. Refer section 3.1 for power supply connections. 5. Switch on the power supply to the trainer and the interface and press RESET key on the trainer. Now the interface is ready for use. 4.0 DEMONSTRATION EXAMPLES The programming examples presented in this section demonstrate the use of relay output card with ESA trainers. Each demonstration program performs the following operations: i. Initializes the 8255 in mode 0 with port A, port B and port C as output ports. ii. Activates relays in sequence LSB to MSB of a particular port with a definite delay between successive relays and repeats this for all the three ports. During the execution of the program, the user can observe the response of the card by connecting LED indicators to relays connected to a port/ports. To do this, Connect each common terminal (C0,C1,C2,...etc) to +5V through 330 ohms resistors. Connect the anodes of LEDs to `normally open' contacts (B0,B1,B2,...etc) and the cathodes to ground. (Please refer section 3.2 for connection details) Please note that, The LED glows when the relay is activated. The LED does not glow when the relay is deactivated. During the execution of the program, the LEDs glow one at a time and shift from LSB to MSB of the particular port. 4.1 DEMONSTRATION PROGRAM FOR MPS 85-3 TRAINER ; Assume the interface is connected over J2 of the trainer. ; The trainer can be in KEYBOARD MODE or SERIAL MODE.

6 6 ADDRESS OPCODE LABLE MNEMONICS COMMENTS 8C00 3E,80 MVI A,80 ; Configure C02 D3,43 OUT CWR in mode 0 with port A, port B and port C as output ports. 8C04 AF LOOP: XRA A ; Deactivate relays 8C05 D3,41 OUT PORTB connected to 8C07 D3,42 OUT PORYC port B and port C 8C09 3C INR A ; Activate a relay 8C0A 06,08 MVI B,08H connected to 8C0C D3,40 LOOP1: OUT PORTA port A 8C0E F5 PUSH PSW 8C0F CD,45,8C CALL DELAY 8C12 F1 POP PSW 8C13 07 RLC ; Rotate bit pattern left by one bit 8C14 05 DCR B ; Check whether all 8C15 C2,0C,8C JNZ LOOP1 relays connected to port A are excited. If not jump to LOOP1 8C18 AF XRA A ; Deactivate relays 8C19 D3,40 OUT PORTA connected to 8C1B D3,42 OUT PORTC port A and port C 8C1D 3C INR A ; Activate a relay 8C1E 06,08 MVI B,08H connected to 8C20 D3,41 LOOP2: OUT PORTB port B 8C22 F5 PUSH PSW 8C23 CD,45,8C CALL DELAY 8C26 F1 POP PSW 8C27 07 RLC ; Rotate bit pattern 8C28 05 DCR B left by one bit 8C29 C2,20,8C JNZ LOOP2 ; Check whether all relays connected to port B are excited. If not jump to LOOP2 8C2C AF XRA A ; Deactivate relays 8C2D D3,40 OUT PORTA connected to 8C2F D3,41 OUT PORTB port A and port B 8C31 3C INR A ; Activate a relay 8C32 06,08 MVI B,08H 8C34 D3,42 LOOP3: OUT PORTC ; Connected to port C

7 7 8C36 F5 PUSH PSW 8C37 CD,45,8C CALL DELAY 8C3A F1 POP PSW 8C3B 07 RLC ; Rotate bit pattern 8C3C 05 DCR B left by one bit 8C3D C2,34,8C JNZ LOOP3 ; Check whether all 8C40 C3,04,8C JMP LOOP relays connected to port C are excited. If not jump to LOOP3 ORG 8C45H 8C45 21,FF,FF DELAY: LXI H FFFF ; To provide delay 8C48 2B LOOP4: DCX H between each relay 8C49 7D MOV A,L excitation. 8C4A B4 ORA H 8C4B C2,48,8C JNZ LOOP4 8C4E C9 RET 4.2 DEMONSTRATION PROGRAM FOR ESA 85-2 TRAINER ; Assume the interface is connected over J2 of the trainer. ; The trainer can be in KEYBOARD MODE or SERIAL MODE. ADDRESS OPCODE LABLE MNEMONICS COMMENTS 8C00 3E,80 MVI A,80 ; Configure C02 D3,43 OUT CWR in mode 0 with port A, port B and port C as output ports. 8C04 AF LOOP: XRA A ; Deactivate relays 8C05 D3,41 OUT PORTB connected to 8C07 D3,42 OUT PORYC port B and port C 8C09 3C INR A ; Activate a relay 8C0A 06,08 MVI B,08H connected to 8C0C D3,40 LOOP1: OUT PORTA port A 8C0E F5 PUSH PSW 8C0F CD,45,8C CALL DELAY 8C12 F1 POP PSW 8C13 07 RLC ; Rotate bit pattern left by one bit 8C14 05 DCR B ; Check whether all 8C15 C2,0C,8C JNZ LOOP1 relays connected to port A are excited. If not

8 8 jump to LOOP1 8C18 AF XRA A ; Deactivate relays 8C19 D3,40 OUT PORTA connected to 8C1B D3,42 OUT PORTC port A and port C 8C1D 3C INR A ; Activate a relay 8C1E 06,08 MVI B,08H connected to 8C20 D3,41 LOOP2: OUT PORTB port B 8C22 F5 PUSH PSW 8C23 CD,45,8C CALL DELAY 8C26 F1 POP PSW 8C27 07 RLC ; Rotate bit pattern 8C28 05 DCR B left by one bit 8C29 C2,20,8C JNZ LOOP2 ; Check whether all relays connected to port B are excited. If not jump to LOOP2 8C2C AF XRA A ; Deactivate relays 8C2D D3,40 OUT PORTA connected to 8C2F D3,41 OUT PORTB port A and port B 8C31 3C INR A ; Activate a relay 8C32 06,08 MVI B,08H 8C34 D3,42 LOOP3: OUT PORTC ; Connected to port C 8C36 F5 PUSH PSW 8C37 CD,45,8C CALL DELAY 8C3A F1 POP PSW 8C3B 07 RLC ; Rotate bit pattern 8C3C 05 DCR B left by one bit 8C3D C2,34,8C JNZ LOOP3 ; Check whether all 8C40 C3,04,8C JMP LOOP relays connected to port C are excited. If not jump to LOOP3 ORG 8C45H 8C45 21,FF,FF DELAY: LXI H FFFF ; To provide delay 8C48 2B LOOP4: DCX H between each relay 8C49 7D MOV A,L excitation. 8C4A B4 ORA H 8C4B C2,48,8C JNZ LOOP4 8C4E C9 RET 4.3 DEMONSTRATION PROGRAM FOR ESA 80 TRAINER ; Assume the interface is connected over J3 of the trainer. ; The trainer can be in KEYBOARD MODE or SERIAL MODE.

9 9 ADDRESS OPCODE LABLE MNEMONICS COMMENTS E,80 LD A,80 ; Configure D3,43 OUT (43H),A in mode 0 with port A, port B and port C as output ports E,00 LD A,00H ; Deactivate relays 8006 D3,41 OUT (41H),A connected to 8008 D3,42 OUT (42H),A port B and port C 800A 3C INC A ; Activate a relay 800B 06,08 LD B,08H connected to 800D D3,40 LOOP1: OUT (40H),A port A 800F F5 PUSH AF 8010 CD,41,80 CALL DELAY 8013 F1 POP AF RLCA ; Rotate bit pattern left by one bit DEC B ; Check whether all ,F5 JR NZ,LOOP1 relays connected to port A are excited. If not jump to LOOP E,00 LD A,00H ; Deactivate relays 801A D3,40 OUT (41H),A connected to 801C D3,42 OUT (42H),A port A and port C 801E 3C INC A ; Activate a relay 801F 06,08 LD B,08H connected to 8021 D3,41 LOOP2: OUT (41H),A port B 8023 F5 PUSH AF 8024 CD,41,80 CALL DELAY 8027 F1 POP AF RLCA ; Rotate bit pattern DEC B left by one bit 802A 20,F5 JR NZ,LOOP2; Check whether all relays connected to port B are excited. If not jump to LOOP2 802C 3E,00 LD A,00H ; Deactivate relays 802E D3,40 OUT (40H),A connected to 8030 D3,41 OUT (41H),A port A and port B C INC A ; Activate a relay ,08 LD B,08H 8035 D3,42 LOOP3: OUT (42H),A P ;Connected to port C 8037 F5 PUSH AF

10 CD,41,80 CALL DELAY 803B F1 POP AF 803C 07 RLCA ; Rotate bit pattern 803D 05 DEC B left by one bit 803E 20,F5 JR NZ,LOOP3; Check whether all HALT relays connected to port C are excited. If not jump to LOOP ,FF,FF DELAY: LD HL FFFFH ;To provide delay B BACK1: DEC HL between each relay C LD A,H excitation D DEC A ,FB JR NZ,BACK C9 RET 4.4 DEMONSTRATION PROGRAM FOR ESA 31 TRAINER ; Assume the interface is connected over J2 of the trainer. ; The trainer can be in KEYBOARD MODE or SERIAL MODE. ADDRESS OPCODE LABLE MNEMONICS COMMENTS A0 E8 START: MOV P2,#0E8H ;Configure 8255 in MOV R0,#03H ;mode 0, all ports MOV A,#80H ;as O/P ports F MOV DPTR,#00H 800B E4 LOOP : CLR A 800C MOV R0,#00H 800E F2 800F MOV R0,#01H 8011 F2 ;Deactivate all MOV R0,#02H ;the relays 8014 F MOV R1,#08H A 01 MOV R2,#01H 8019 EA LOOP1: MOV A,R2 ;Activate a relay 801A A8 82 MOV R0,DPTR ;of port(dptr) 801C F2 801D LCALL DELAY RL A ;Rotate bit pattern 8021 FA MOV R2,A ;left by one bit DEC R1 ;check whether all 8023 E9 MOV A,R1 ;relays connected to

11 F3 JNZ LOOP1 ;port(dptr)are ;excited. If not ;jump back 8026 A3 INC DPTR ;Get the next port 8027 E5 82 4E MOV A,DPTR 8029 B4 03 DF CJNE A,#03,LOOP ;Check all the ports ;are excited 802C C2 D5 CLR F0 ;To select MSG from ;PM 802E E MOV DPTR,#STR ;Load the MSG ;address to DPTR B LCALL 164BH ;Call the display ;routine LJMP 0000H ;Jump to the booting ;address 8037 C0 83 DELAY: PUSH DPH ;To provide delay 8039 C0 82 PUSH DPL ;between each relay 803B C0 E0 PUSH A ;excitation 803D MOV DPTR,#00H 8040 A3 DELAY1: INC DPTR 8041 E5 83 MOV A,DPH ORL A,DPL F9 JNZ DELAY D0 E0 POP A 8049 D0 82 POP DPL 804B D0 83 POP DPH 804D 22 RET 804E 0A 0A C STR: DB 0AH,0AH, 'RELAY INTERFACE TESTING E IS COMPLETED', AH,0AH,0AH,00H 805D E C 4F 4D 4C A 0A 0A DEMONSTRATION PROGRAM FOR ESA-68K TRAINER ; Assume the interface is connected over P3 of the trainer. PORTA EQU $80300 PORTB EQU $80302 PORTC EQU $80304

12 12 CNTPRT EQU $80306 ADDRESS OPCODE LABLE MNEMONIC COMMENTS FC 00 MOVE.B #$80,CNTPRT ;Configure ;8255 in ;mode 0 ;All ports ;as O/P FC 00 MOVE.B #$00,PORTC ;Deactivate ;relays to ;port B and FC 00 MOVE.B #$00,PORTB ;port C C 00 MOVE.B #$01,D0 ;Activate a 01 ;relay 04061C 13 C0 00 LOOP1: MOVE.B D0,PORTA ;connected to ;port A BSR $DELAY ;Call Delay 4C E3 18 ROL.B #$01,D0 ;Rotate bit ;pattern left ;by one bit F2 BCC.S $LOOP1 ;Check whether ;all relays ;connected to ;port A are ;excited. If ;not jump to ;LOOP A 13 FC 00 MOVE.B #$00,PORT A ;Deactivate ;relays FC 00 MOVE.B #$00,PORT C ;connected to ;port A & C A 10 3C 00 MOVE.B #$01,D0 ;Activate a 01 ;relay 04063E 13 C0 00 LOOP2: MOVE.B D0,PORTB ;connected to ;port B BSR DELAY 2A E3 18 ROL.B #$01,D0 ;Rotate bit ;pattern left ;by one bit.

13 A 64 F2 BCC.S LOOP2 ;Check whether ;all relays ;connected to ;port B are ;excited. If ;not jump to ;LOOP C 13 FC 00 MOVE.B #$00,PORTA ;Deactivate ;relays ;connected to FC 00 MOVE.B #$00,PORTB ;port A and B C 10 3C 00 MOVE.B #$01,D0 ;Activate a 01 ;relay C0 00 LOOP3: MOVE.B D0,PORTC BSR DELAY A E3 18 ROL.B #$01,D0 ;Rotate bit ;pattern left ;by one bit C 64 F2 BCC.S LOOP3 ;Check whether 04066E 4A FC DC.W $4AFC ;all relays ;connected to ;port C are ;excited. If ;not jump to ;LOOP C 00 DELAY: MOVE.B #03,D2 ;To provide 03 ;delay between C FF DEL: MOVE.W #$FFFF,D1 ;each relay FF ;excitation BACK: SUB.W #$01,D A 0C CMPI.W #$00,D E 66 F8 BNE.S BACK SUB.B #01,D C CMPI.B #00,D EC BNE.S DEL E 75 RTS 4.6 DEMONSTRATION PROGRAM FOR ESA 86/88-2 TRAINER

14 14 ; Assume the interface is connected over J4 of the trainer. ; The trainer can be in KEYBOARD MODE or SERIAL MODE. CS = 0. ADDRESS OPCODE LABLE MNEMONIC COMMENTS C C8 MOVW AX,CS E D8 MOVW DS,AX E D0 MOVW SS,AX 2006 B0 80 MOVB AL,#80 ;Configure BA E6 FF MOVW DX,#0FFE6 ;8255 mode 0 200B EE OUTB DX ;All ports as O/P 200C B MOVW AX,#0000 ;Deactivate relays 200F BA E2 FF MOVW DX,#0FFE2 ;connected to port B 2012 EE OUTB DX ;and port C 2013 BA E4 FF MOVW DX,#0FFE EE OUTB DX 2017 FE C0 INCB AL ;Activate a relay 2019 B3 08 MOVB BL,#08 ;connected to 201B BA E0 FF LOOP1: MOVW DX,#0FFE0 ;port A. 201E EE OUTB DX 201F 50 PUSH AX 2020 E8 6C 00 CALL 208F POP AX 2024 B1 01 MOVB CL,# C0 ROLB AL,CL 2028 FE CB DECB BL ;Rotate bit ;pattern left ;by one bit. 202A 75 EF JNE 201B ;Check whether all ;relays connected to ;port A are excited. ;If not jump to ;LOOP1. 202C B MOVW AX,#0000 ;Deactivate relays 202F BA E0 FF MOVW DX,#0FFE0 ;connected to port A 2032 EE OUTB DX ;and port C 2033 BA E4 FF MOVW DX,#0FFE EE OUTB DX 2037 FE C0 INCB AL ;Activate a relay 2039 B3 08 MOVB BL,#08 ;connected to port B 203B BA E2 FF LOOP2: MOVW DX,#0FFE2 203E EE OUTB DX 203F 50 PUSH AX 2040 E8 4C 00 CALL 208F

15 POP AX 2044 B1 01 MOVB CL,# D2 C0 ROLB AL,CL ;Rotate bit 2048 FE CB DECB BL ;pattern left ;by one bit. 204A 75 EF JNE 203B ;Check whether all ;relays connected to ;port B are excited. ;If not jump to ;LOOP2. 204C B MOVW AX,#0000 ;Deactivate a relay 204F BA E0 FF MOVW DX,#0FFE0 ;connected to port A 2052 EE OUTB DX ;and port B 2053 BA E2 FF MOVW DX,#0FFE EE OUTB DX 2057 FE C0 INCB AL ;Activate a relay 2059 B3 08 MOVB BL,#08 ;connected to port C 205B B4 E4 FF LOOP3: MOVW DX,#0FFE4 205E EE OUTB DX 205F 50 PUSH AX 2060 E8 2C 00 CALL 20BF POP AX 2064 B1 01 MOVB CL,# D2 C0 ROLB AL,CL ;Rotate bit 2068 FE CB DECB BL ;pattern left ;by one bit. 206A 75 EF JNE 205B ;Check whether all ;relays connected to ;port C are excited. ;If not jump to ;LOOP3. 206C 9A 5B 1B 00 FE CALLS 1B5B,0FE A 5B 1B 00 FE CALLS 1B5B,0FE C C8 MOVW AX,CS E C0 MOVW ES,AX 207A B8 A0 20 MOVW AX,#20A0 207D 9A 55 1B 00 FE CALLS 1B5B,0FE A 5B 1B 00 FE CALLS 1B5B,0FE A 5B 1B 00 FE CALLS 1B5B,0FE00 208C 90 NOP 208D 90 NOP 208E CC INT 3 208F E DELAY: MOVW CX,# DLY5: PUSH CX 2093 B9 FF 03 MOVW CX,#3FF

16 DLY10: NOP 2097 E2 FD LOOP DLY C3 RET 20A C DB 'RELAY INTERFACE TESTING 20A5 20 4F IS COMPLETED',00H 20AA E 20AF B B E 47 20BE C3 4F 4D 50 4C 45 20C APPLICATION NOTES There are many applications where the RELAY OUTPUT CARD is used. A few are given in this section to enable the user to become familiar with the interface. 5.1 POWER SUPPLY MONITOR The power supplied to an electric lamp or a fractional horse power motor or any other electric load can be controlled by a digital system (eg : a microprocessor based system) through the relay output card. A typical block diagram is shown in figure 5.1. When the input from the digital system at DA0 is a logic 0, the relay is deactivated. The relay contacts are in `normally closed' position (contact between A0 and C0) and no power is applied to the lamp or motor or any other electric load connected to B0. When the input from the digital system is a logic 1, the relay gets activated. The relay contacts change over from `normally closed' position to `normally open' position (contact between B0 and C0). The power supply connected to the common terminal C0 is supplied to the lamp or motor or any other electric load connected to B0.

17 TIMED BELL CIRCUIT In this application, a calling bell is rung for a particular duration after definite intervals of time. The block diagram is shown in figure 5.2. The input to the relay card is from a microprocessor based system. Suitable power required to operate the bell is connected to the common terminal C0. The coil of the bell is connected to contact B0. When the signal on DA0 is at logic 1, the relay gets activated and the bell rings. When the signal on DA0 is at logic 0, the relay gets deactivated and the bell does not ring. The microprocessor is programmed such that it applies logic 0's and logic 1's after predetermined delays. 5.3 ABSOLUTE ZERO LEVEL IN TTL LOGIC In TTL logic, logic 1 state corresponds to the voltage across the collector and emitter (grounded) of the output transistor when it is in OFF state (approximately 5V). The `logic 0' state corresponds to that, when it is in ON state. Hence the logic 0 state corresponds to saturation voltage `Vcesat' of the output transistor which is approximately 0.2V. In some applications, it may become necessary to get exactly zero volts for logic 0 state. This can be achieved by using the relay output card. The block diagram is shown in fig 5.3. The normally closed contact A0 is connected to ground and normally open contact B0 is connected to +5V. The output is taken across C0 and A0. (i.e, C0 and GND). When the input signal (at DA0) is a logic 1, the relay gets activated and the normally open contact (between C0 and B0) provides an output of +5V. When the input signal (at DA0) is a logic 0, the relay gets deactivated and the normally closed contact (between C0 and A0) provides an output of exactly 0V.

18 18

19 19 APPENDIX C : CONNECTOR DETAILS CONNECTOR J1 (26 PIN MALE CONNECTOR) PIN NO SIGNAL PIN NO SIGNAL 1 DC4 2 DC5 3 DC2 4 DC3 5 DC0 6 DC1 7 DB6 8 DB7 9 DB4 10 DB5 11 DB2 12 DB3 13 DB0 14 DB1 15 DA6 16 DA7 17 DA4 18 DA5 19 DA2 20 DA3 21 DA0 22 DA1 23 DC6 24 DC V 26 GND NOTE : DAO-DA7, DB0-DB7 AND DC0-DC7 are data input lines.

CONTENTS. 1.0 Introduction Description of the Circuit Installation Demonstration Examples 3

CONTENTS. 1.0 Introduction Description of the Circuit Installation Demonstration Examples 3 1 CONTENTS PAGE NO 1.0 Introduction 2 2.0 Description of the Circuit 2 3.0 Installation 2 4.0 Demonstration Examples 3 4.1 Demonstration Program for MPS 85-3 Trainer 4 4.2 Demonstration Program for ESA

More information

PERIPHERAL INTERFACING Rev. 1.0

PERIPHERAL INTERFACING Rev. 1.0 This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en

More information

PERIPHERAL INTERFACING Rev. 1.0

PERIPHERAL INTERFACING Rev. 1.0 This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en

More information

PERIPHERAL INTERFACING Rev. 1.0

PERIPHERAL INTERFACING Rev. 1.0 This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India icense. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en

More information

CONTENTS. 1.0 Introduction Description of the Circuit Installation Demonstration Examples 3

CONTENTS. 1.0 Introduction Description of the Circuit Installation Demonstration Examples 3 1 CONTENTS PAGE NO 1.0 Introduction 2 2.0 Description of the Circuit 2 3.0 Installation 2 4.0 Demonstration Examples 3 4.1 Demonstration Program for MPS 85-3 Trainer 4 4.2 Demonstration Program for ESA

More information

Programming Book Microcontroller Kit. Rev 3.0 January, Wichit Sirichote

Programming Book Microcontroller Kit. Rev 3.0 January, Wichit Sirichote Programming Book1 8051 Microcontroller Kit Rev 3.0 January, 016 016 Wichit Sirichote 1 Contents Overview...3 SAFTY INFORMATION...3 Tools...3 Experiment 1 Blinking LED...4 Experiment Binary number counting...9

More information

Contents. Join the Technical Community Today!

Contents. Join the Technical Community Today! Contents CHAPTER 1: INTRODUCTION... 5 1. WELCOME... 5 1.2 PS 8051 BOARD OVERVIEW... 6 1.3 PS 8051 SPECIFICATIONS... 7 CHAPTER 2: SYSTEM DESCRIPTION... 9 2.1 HARDWARE... 9 2.2 MAPPING OF DEVICES... 11 2.2.1

More information

8251 AND 8253 PROGRAMMABLE COMMUNICATION INTERFACE AND PROGRAMMABLE INTERVAL TIMER

8251 AND 8253 PROGRAMMABLE COMMUNICATION INTERFACE AND PROGRAMMABLE INTERVAL TIMER 8251 AND 8253 PROGRAMMABLE COMMUNICATION INTERFACE AND PROGRAMMABLE INTERVAL TIMER 1. INTRODUCTION Electro System Associates Private Limited (ESA) manufactures trainers for most of the popular microprocessors

More information

SN8F5000 Family Instruction Set

SN8F5000 Family Instruction Set SONiX Technology Co., Ltd. 8051-based Microcontroller 1 Overview SN8F5000 is 8051 Flash Type microcontroller supports comprehensive assembly instructions and which are fully compatible with standard 8051.

More information

8051 Overview and Instruction Set

8051 Overview and Instruction Set 8051 Overview and Instruction Set Curtis A. Nelson Engr 355 1 Microprocessors vs. Microcontrollers Microprocessors are single-chip CPUs used in microcomputers Microcontrollers and microprocessors are different

More information

CONTENTS. 1.0 Introduction Description of the Circuit Installation Demonstration 4

CONTENTS. 1.0 Introduction Description of the Circuit Installation Demonstration 4 1 CONTENTS PAGE NO 1.0 Introduction 2 2.0 Description of the Circuit 2 3.0 Installation 3 4.0 Demonstration 4 4.1 Demonstration Program for MPS 85-3 Trainer 6 4.2 Demonstration Program for ESA 85-2 Trainer

More information

Digital Lighting Systems, Inc.

Digital Lighting Systems, Inc. Digital Lighting Systems, Inc. Four Channel Dry Contacts Relays Switch Pack DMX512 compatible USER'S MANUAL -UM User's Manual - Page 1 GENERAL DESCRIPTION The is a 4-channel DMX-512 compatible electro-mechanical

More information

Programming of 8085 microprocessor and 8051 micro controller Study material

Programming of 8085 microprocessor and 8051 micro controller Study material 8085 Demo Programs Now, let us take a look at some program demonstrations using the above instructions Adding Two 8-bit Numbers Write a program to add data at 3005H & 3006H memory location and store the

More information

4. Specifications and Additional Information

4. Specifications and Additional Information 4. Specifications and Additional Information AGX52004-1.0 8B/10B Code This section provides information about the data and control codes for Arria GX devices. Code Notation The 8B/10B data and control

More information

CIS-331 Fall 2014 Exam 1 Name: Total of 109 Points Version 1

CIS-331 Fall 2014 Exam 1 Name: Total of 109 Points Version 1 Version 1 1. (24 Points) Show the routing tables for routers A, B, C, and D. Make sure you account for traffic to the Internet. Router A Router B Router C Router D Network Next Hop Next Hop Next Hop Next

More information

CIS-331 Exam 2 Fall 2015 Total of 105 Points Version 1

CIS-331 Exam 2 Fall 2015 Total of 105 Points Version 1 Version 1 1. (20 Points) Given the class A network address 117.0.0.0 will be divided into multiple subnets. a. (5 Points) How many bits will be necessary to address 4,000 subnets? b. (5 Points) What is

More information

Module Contents of the Module Hours COs

Module Contents of the Module Hours COs Microcontrollers (EE45): Syllabus: Module Contents of the Module Hours COs 1 8051 MICROCONTROLLER ARCHITECTURE: Introduction to Microprocessors and Microcontrollers, the 8051 Architecture, 08 1 and pin

More information

Microcontroller Intel [Instruction Set]

Microcontroller Intel [Instruction Set] Microcontroller Intel 8051 [Instruction Set] Structure of Assembly Language [ label: ] mnemonic [operands] [ ;comment ] Example: MOV R1, #25H ; load data 25H into R1 2 8051 Assembly Language Registers

More information

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman

Microprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman Microprocessors 1 The 8051 Instruction Set Microprocessors 1 1 Instruction Groups The 8051 has 255 instructions Every 8-bit opcode from 00 to FF is used except for A5. The instructions are grouped into

More information

Sri Krishna Engineering College Panapakkam, Chennai 601 301 Lab Manual CS2259 MICROPROCESSORS LAB Department of Electronics and Communication Engineering CS 2259 Microprocessors Lab SKEC Page 1 List of

More information

Digital Lighting Systems, Inc. CD400-DMX DMX512 Four Channel Dimmer and Switch module

Digital Lighting Systems, Inc. CD400-DMX DMX512 Four Channel Dimmer and Switch module , Inc. DMX512 Four Channel Dimmer and Switch module Input: 5 Amps @ 6-24 VDC Outputs: 5 Amps Maximum each, total 4 outputs 8 Amps Maximum. FRONT BACK USER'S MANUAL -UM User's Manual - Page 1 GENERAL DESCRIPTION

More information

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller

Architecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller of 8085 microprocessor 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration 8-bit

More information

DBK24. Isolated Digital Output Chassis. Overview

DBK24. Isolated Digital Output Chassis. Overview DBK24 Isolated Digital Output Chassis Overview 1 Power Requirements 2 Hardware Setup 2 Card Connection 2 Card Configuration 3 DaqBook and DaqBoard Connection 4 DaqBoard/2000 Series Board Connection 5 DaqBook

More information

Digital Lighting Systems, Inc. PD405-DMX. Four Channel Dimmer and Switch Packs. DMX512 compatible. PD405-DMX-24DC DMX512 4 x 5 Amps Dimmer Pack

Digital Lighting Systems, Inc. PD405-DMX. Four Channel Dimmer and Switch Packs. DMX512 compatible. PD405-DMX-24DC DMX512 4 x 5 Amps Dimmer Pack Digital Lighting Systems, Inc. PD405DMX Four Channel Dimmer and Switch Packs DMX52 compatible PD405DMX24DC DMX52 4 x 5 Amps Dimmer Pack C UL US LISTED www.digitallighting.com Digital Lighting Systems,

More information

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING EMBEDDED SYSTEMS LAB

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING EMBEDDED SYSTEMS LAB DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING EMBEDDED SYSTEMS LAB MICROPROCESSORS & MICROCONTROLLERS LAB (IT) III - B. Tech., I - Semester PRASAD V POTLURI SIDDHARTHA INSTITUTE OF TECHNOLOGY (Autonomous,

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL ELECTRONICS & MICROPROCESSOR LAB MANUAL 2/4 CSE: II- SEMESTER

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL ELECTRONICS & MICROPROCESSOR LAB MANUAL 2/4 CSE: II- SEMESTER SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU 534007 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING DIGITAL ELECTRONICS & MICROPROCESSOR LAB MANUAL 2/4 CSE: II- SEMESTER Faculty: B.Homer Benny (Section- A

More information

Application Note. Interfacing the X9241 XDCPs to 8051 Microcontrollers AN20. by Applications Staff, June 2000

Application Note. Interfacing the X9241 XDCPs to 8051 Microcontrollers AN20. by Applications Staff, June 2000 Interfacing the X9241 XDCPs to 8051 Microcontrollers by Applications Staff, June 2000 The X9241 has a variety of different instructions that provide flexibility to the designer. Additionally, the nonvolatile

More information

CIS-331 Spring 2016 Exam 1 Name: Total of 109 Points Version 1

CIS-331 Spring 2016 Exam 1 Name: Total of 109 Points Version 1 Version 1 Instructions Write your name on the exam paper. Write your name and version number on the top of the yellow paper. Answer Question 1 on the exam paper. Answer Questions 2-4 on the yellow paper.

More information

CIS-331 Fall 2013 Exam 1 Name: Total of 120 Points Version 1

CIS-331 Fall 2013 Exam 1 Name: Total of 120 Points Version 1 Version 1 1. (24 Points) Show the routing tables for routers A, B, C, and D. Make sure you account for traffic to the Internet. NOTE: Router E should only be used for Internet traffic. Router A Router

More information

Digital Lighting Systems, Inc.

Digital Lighting Systems, Inc. , Inc. PD402-DMX Four Channel Dimmer and Switch Packs 4 x 2.5 Amps @ 6VDC to 24 VDC DMX52 compatible DMX52 4 x 2.5 Amps Dimmer Pack C UL US LISTED Digital Lighting Systems, Inc. USER'S MANUAL User's Manual

More information

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1 Version 1 1. (20 Points) Given the class A network address 119.0.0.0 will be divided into a maximum of 15,900 subnets. a. (5 Points) How many bits will be necessary to address the 15,900 subnets? b. (5

More information

8259A - STUDY CARD 1. INTRODUCTION

8259A - STUDY CARD 1. INTRODUCTION 8259A - STUDY CARD 1. INTRODUCTION Electro Systems Associates Private Limited (ESA) manufactures trainers for most of the popular microprocessors viz 8085, Z-80, 8031 8086/88, 68000 and 80196. ESA offers

More information

C1098 JPEG Module User Manual

C1098 JPEG Module User Manual C1098 JPEG Module User Manual General Description C1098 is VGA camera module performs as a JPEG compressed still camera that can be attached to a wireless or PDA host. Users can send out a snapshot command

More information

Lab-Report Microprocessors

Lab-Report Microprocessors Lab-Report Microprocessors Digital Voltage Meter (DVM) NO YES Name: Dirk Becker Course: BEng 2 Group: A Student No.: 9801351 Date: 05/May/1999 1. Contents 1. CONTENTS... 2 2. INTRODUCTION... 3 3. THE PROJECT...

More information

MICROCONTROLLER AND PLC LAB-436 SEMESTER-5

MICROCONTROLLER AND PLC LAB-436 SEMESTER-5 MICROCONTROLLER AND PLC LAB-436 SEMESTER-5 Exp:1 STUDY OF MICROCONTROLLER 8051 To study the microcontroller and familiarize the 8051microcontroller kit Theory:- A Microcontroller consists of a powerful

More information

Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples.

Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples. MICROCONTROLLERS AND APPLICATIONS 1 Module 2 Module-2 Contents: Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples. MEMORY

More information

MC68705P3 Bootstrap ROM

MC68705P3 Bootstrap ROM MC68705P3 Bootstrap ROM ;This is a listing of the Bootstrap ROM which resides in Motorola's MC68705P3 single chip ;micros. Its sole purpose is to program its own EPROM by copying the data from an external

More information

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1 Version 1 Instructions 1. Write your name and version number on the top of the yellow paper and the routing tables sheet. 2. Answer Question 2 on the routing tables sheet. 3. Answer Questions 1, 3, 4,

More information

8051 Microcontroller

8051 Microcontroller 8051 Microcontroller EE4380 Fall 2001 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas 8051 Architecture Programmer s View Register Set Instruction Set Memory

More information

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 9 Simple I/O Interfacing

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 9 Simple I/O Interfacing Department of Electrical Engineering Lecture 9 Simple I/O Interfacing Week 10 1 In this Lecture. Interface 8051 with the following Input/Output Devices Switches Solenoid and relays LEDs Seven Segment Display

More information

D: arc SRC KUT51 KUT51LCD.LST KUT51LCD PAGE 1

D: arc SRC KUT51 KUT51LCD.LST KUT51LCD PAGE 1 D: arc SRC KUT51.LST PAGE 1 1 1 ; Ver 1.1 : Hyper Terminal and LCD supported(line delay=20 ms, 19200 bps) 2 3 $mod51 4 5 ; PORT DEFINITION F800 6 LCD_COMMAND_WR EQU 0F800H F801 7 LCD_DATA_WR EQU 0F801H

More information

Its Assembly language programming

Its Assembly language programming 8085 Architecture & Its Assembly language programming Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati 8085 Era and Features 8085 Outline Block diagram (Data Path) Bus Structure Register Structure

More information

LABORATORY 1 INTRODUCTION TO 8085 MICROPROCESSOR DEVELOPMENT SYSTEM BOARD

LABORATORY 1 INTRODUCTION TO 8085 MICROPROCESSOR DEVELOPMENT SYSTEM BOARD LABORATORY 1 INTRODUCTION TO 8085 MICROPROCESSOR DEVELOPMENT SYSTEM BOARD 1. INTRODUCTION TO 8085 MICROPROCESSOR DEVELOPMENT SYSTEMS. The basic components of the 8085 Microprocessor Development System

More information

Contents 8051 Instruction Set BY D. BALAKRISHNA, Research Assistant, IIIT-H Chapter I : Control Transfer Instructions Lesson (a): Loop Lesson (b): Jump (i) Conditional Lesson (c): Lesson (d): Lesson (e):

More information

GATE Exercises on Microprocessors

GATE Exercises on Microprocessors 1 GATE Exercises on Microprocessors Abstract This problem set has questions taken from GATE papers over the last twenty years. Teachers can use the problem set for courses tutorials. 1) The clock frequency

More information

MIDI-Scope. Artistic Licence Engineering Ltd. Software Version V1.3 Manual Revision V1.91

MIDI-Scope. Artistic Licence Engineering Ltd. Software Version V1.3 Manual Revision V1.91 MIDI-Scope Artistic Licence Engineering Ltd Software Version V1.3 Manual Revision V1.91 Product Registration Form Product: MIDI-Scope Version No. Serial No. Date Purchased: Supplier: Name: Company Name:

More information

Q. Classify the instruction set of 8051 and list out the instructions in each type.

Q. Classify the instruction set of 8051 and list out the instructions in each type. INTRODUCTION Here is a list of the operands and their meanings: A - accumulator; Rn - is one of working registers (R0-R7) in the currently active RAM memory bank; Direct - is any 8-bit address register

More information

Embedded Controller Programming

Embedded Controller Programming Embedded Controller Programming Counters, Timers and I/O in Assembly Language Ken Arnold Copyright 2000-2004 Ken Arnold 1 Outline Timer/Counters Serial Port More 8051 Instructions Examples Copyright 2000-2004

More information

DR bit RISC Microcontroller. Instructions set details ver 3.10

DR bit RISC Microcontroller. Instructions set details ver 3.10 DR80390 8-bit RISC Microcontroller Instructions set details ver 3.10 DR80390 Instructions set details - 2 - Contents 1. Overview 7 1.1. Document structure. 7 2. Instructions set brief 7 2.1. Instruction

More information

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( ) 6. Combinational Circuits George Boole (85 864) Claude Shannon (96 2) Signals and Wires Digital signals Binary (or logical ) values: or, on or off, high or low voltage Wires. Propagate digital signals

More information

ZN-DN312XE-M Quick User Guide

ZN-DN312XE-M Quick User Guide ZN-DN312XE-M Quick User Guide This manual provides instructions for quick installation and basic configuration of your IP device. Step1. Connect cables to IP device Connect required cables to the device

More information

Interfacing the X9241 E 2 POT Digital Potentiometer to 8051 Microcontrollers

Interfacing the X9241 E 2 POT Digital Potentiometer to 8051 Microcontrollers Interfacing the X9241 E 2 POT Digital Potentiometer to 8051 Microcontrollers Application Note July 11, 2005 AN1151.0 Author: Gray Creager In keeping with the tradition of Intersil's microcontroller solutions

More information

Dodatak. Skup instrukcija

Dodatak. Skup instrukcija Dodatak Skup instrukcija Arithmetic Operations [@Ri] implies contents of memory location pointed to by R0 or R1 Rn refers to registers R0-R7 of the currently selected register bank 2 ADD A,

More information

Control Transfer Instructions Jump, Loop, and Call. ECE473/573 Microprocessor System Design, Dr. Shiue

Control Transfer Instructions Jump, Loop, and Call. ECE473/573 Microprocessor System Design, Dr. Shiue Control Transfer Instructions Jump, Loop, and Call 1 Jump Instructions JZ label ; Jump if A=0 JNZ label ; Jump if A!=0 DJNZ reg, label ; Decrement and Jump if A (or reg.)!=0 CJNE A, byte ; Compare and

More information

PERIPHERAL INTERFACING Rev. 1.0

PERIPHERAL INTERFACING Rev. 1.0 This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial :. PT_EE-EC_A_Microprocessor_968 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: -452462 CLASS TEST 28-9 Subject : Microprocessors

More information

Segment A Programmable Peripheral Interface (PPI)

Segment A Programmable Peripheral Interface (PPI) Segment 6 8255A Programmable Peripheral Interface (PPI) Content Why 8255A? Handshaking and Handshaking Signal Parallel Data Transfer 8255A Internal Block Diagram Description of 8255A Internal Block Diagram

More information

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING

UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING Instructions Alphabetical List of Instructions ACALL: Absolute Call ADD, ADDC: Add Accumulator (With Carry) AJMP: Absolute Jump ANL: Bitwise AND CJNE: Compare

More information

8085 HOW-TO GUIDE Interfacing 8251 with 8085

8085 HOW-TO GUIDE Interfacing 8251 with 8085 8085 HOW-TO GUIDE Interfacing 8251 with 8085 Contents at a Glance 8085 Trainer Board... 3 8251 (USART)... 3 Interfacing 8251 with 8085... 4 Pin Assignment with 8051... 5 Circuit Diagram to Interface 8251

More information

ELECTRICAL ENGINEERING

ELECTRICAL ENGINEERING Serial : 1. JP_EE_Microprocessor_130618 CLASS TEST Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 011-45124612 ELECTRICAL ENGINEERING

More information

Assembly Language programming (3)

Assembly Language programming (3) EEE3410 Microcontroller Applications LABORATORY Experiment 3 Assembly Language programming (3) Name Class Date Class No. Marks Conditional Program Branching and Subroutine Call in 8051 Objectives To learn

More information

Programmable Peripheral Interface (PPI) 8255A. CEN433 King Saud University Dr. Mohammed Amer Arafah

Programmable Peripheral Interface (PPI) 8255A. CEN433 King Saud University Dr. Mohammed Amer Arafah Programmable Peripheral Interface (PPI) 8255A CEN433 King Saud University Dr. 1 Functional Diagram 2 Pin Description 3 8255A Basic Operation A 1 A 0 Port 0 0 Port A 0 1 Port B 1 0 Port C 1 1 Control Word

More information

CIS-331 Exam 2 Spring 2016 Total of 110 Points Version 1

CIS-331 Exam 2 Spring 2016 Total of 110 Points Version 1 Version 1 1. (20 Points) Given the class A network address 121.0.0.0 will be divided into multiple subnets. a. (5 Points) How many bits will be necessary to address 8,100 subnets? b. (5 Points) What is

More information

Alexandria University Faculty of Engineering Communications & Electronics Department.

Alexandria University Faculty of Engineering Communications & Electronics Department. Alexandria University Faculty of Engineering Communications & Electronics Department. TO : DR \ HOSSAM ELDIN MOSTAFA PRESENTED BY : 1. AHMED OSMAN HASSAN NEGM 24 2. AHMED MOHAMED IBRAHIM AHMED ABD ELWAHED

More information

CONTENTS. 1.0 Introduction Description of the LCD Module Description of the Interface Installation 3

CONTENTS. 1.0 Introduction Description of the LCD Module Description of the Interface Installation 3 1 CONTENTS PAGE NO 1.0 Introduction 2 2.0 Description of the LCD Module 2 3.0 Description of the Interface 3 4.0 Installation 3 5.0 Initialisation of the LCD Module 4 6.0 Demonstration Examples 7 6.1 Demonstration

More information

Introduction To MCS-51

Introduction To MCS-51 Introduction To MCS-51 By Charoen Vongchumyen Department of Computer Engineering Faculty of Engineering KMITLadkrabang 8051 Hardware Basic Content Overview Architechture Memory map Register Interrupt Timer/Counter

More information

DEPARTMENT OF MECHANICAL ENGINEERING ME6712 MECHATRONICS LABORATORY VII SEMESTER - R 2013 LABORATORY MANUAL Name Register No. Section : : : PROGRAMME EDUCATIONAL OBJECTIVES (PEOs) 1. Fundamentals To impart

More information

INSTRUCTION SET OF 8085

INSTRUCTION SET OF 8085 INSTRUCTION SET OF 8085 Instruction Set of 8085 An instruction is a binary pattern designed inside a microprocessor to perform a specific function. The entire group of instructions that a microprocessor

More information

Microcontroller. Instruction set of 8051

Microcontroller. Instruction set of 8051 UNIT 2: Addressing Modes and Operations: Introduction, Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode, PUSH and POP Opcodes, Data exchanges, Example

More information

UNIT-III ASSEMBLY LANGUAGE PROGRAMMING. The CPU can access data in various ways, which are called addressing modes

UNIT-III ASSEMBLY LANGUAGE PROGRAMMING. The CPU can access data in various ways, which are called addressing modes 8051 Software Overview: 1. Addressing Modes 2. Instruction Set 3. Programming 8051 Addressing Modes: UNIT-III ASSEMBLY LANGUAGE PROGRAMMING The CPU can access data in various ways, which are called addressing

More information

EXPERIMENT-1 AIM: Familiarization of different keys of 8085 microprocessor kit and its memory map. APPARATUS: 8085 kit. DIAGRAM:

EXPERIMENT-1 AIM: Familiarization of different keys of 8085 microprocessor kit and its memory map. APPARATUS: 8085 kit. DIAGRAM: EXPERIMENT-1 AIM: Familiarization of different keys of 8085 microprocessor kit and its memory map. APPARATUS: 8085 kit. DIAGRAM: Reset VCT INT Shift C D E F RTG SI INSD DELD 8 9 A B DEL GO INS BM REL EMEM

More information

IEC Contactors. Auxiliary Contact Blocks GENERAL

IEC Contactors. Auxiliary Contact Blocks GENERAL IEC Contactors Auxiliary Contact Blocks GENERAL Description 3RH19 Auxiliary contact blocks The 3RH19 auxiliary contact blocks are available in 1, 2, 3 and 4-pole front mount versions and 2-pole side mount

More information

SPARE CONNECTORS KTM 2014

SPARE CONNECTORS KTM 2014 SPAREPARTSCATALOG: // ENGINE ART.-NR.: 3208201EN CONTENT CONNECTORS FOR WIRING HARNESS AA-AN CONNECTORS FOR WIRING HARNESS AO-BC CONNECTORS FOR WIRING HARNESS BD-BQ CONNECTORS FOR WIRING HARNESS BR-CD

More information

UNIT 1 REFERENCE 1 PREPARED BY S.RAVINDRAKUMAR, LECT/ECE, CHETTINAD COLLEGE OF ENGG AND TECH, KARUR

UNIT 1 REFERENCE 1 PREPARED BY S.RAVINDRAKUMAR, LECT/ECE, CHETTINAD COLLEGE OF ENGG AND TECH, KARUR UNIT 1 REFERENCE 1 PROGRAMMING THE 8085 DEVELOPMENT OF PROGRAM A program is a sequence of instructions written to tell a computer to perform a specific function. The instructions are selected from the

More information

The Tic-Tac-Toe Game with the NST (Not-So-Tiny) CPU Introduction

The Tic-Tac-Toe Game with the NST (Not-So-Tiny) CPU Introduction The Tic-Tac-Toe Game with the NST (Not-So-Tiny) CPU Introduction The entire project file can be downloaded from the ELE405 FTP site as TTT2.ZIP (needless to say that this is version 2 of the TTT line).

More information

Instruction Set Instruction set of 8085 can be classified in following groups: Data Transfer Instructions These instructions can perform data transfer operations between Registers of 8085 e.g. MOV 8085

More information

Lecture 16: Passing Parameters on the Stack. Push Examples. Pop Examples. CALL and RET

Lecture 16: Passing Parameters on the Stack. Push Examples. Pop Examples. CALL and RET Lecture 1: Passing Parameters on the Stack Push Examples Quick Stack Review Passing Parameters on the Stack Binary/ASCII conversion ;assume SP = 0202 mov ax, 124h push ax push 0af8h push 0eeeh EE 0E F8

More information

CS2259-MICROPROCESSOR AND MICROCONTROLLER LABORATORY MANUAL

CS2259-MICROPROCESSOR AND MICROCONTROLLER LABORATORY MANUAL CS2259-MICROPROCESSOR AND MICROCONTROLLER LABORATORY LABORATORY MANUAL FOR IV SEMESTER B.TECH / IT ACADEMIC YEAR: 2012-2013 (FOR PRIVATE CIRCULATION ONLY) ANNA UNIVERSITY, CHENNAI. NAME REG.NO BATCH :

More information

MSMF GATE CENTRE. Sub: MICROPROCESSORS. Time: 50min Date: Marks:33

MSMF GATE CENTRE. Sub: MICROPROCESSORS. Time: 50min Date: Marks:33 MSMF GATE CENTRE Sub: MICROPROCESSORS Time: 50min Date:20-12-16 Marks:33 1. Which interrupt has highest priority in 8085 microprocessor? a) INTR b) RST 4.5 c) RST 6.5 d) RST 7.5 2. In 8085 microprocessor,

More information

Subject Code: Model Answer Page No: /25

Subject Code: Model Answer Page No: /25 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

WZMICRO>COM

WZMICRO>COM Introduction To MD-1 The MD-1 Board uses an Allegro UCN5804B which has a translator and driver built in a single 16pin package. It provides complete control and drive for a four-phase unipolar stepper

More information

ICAL EN LAB MANUAL CS MICROPROCESSOR AND MICROCONTROLLER LABORATORY. Regulation. Branch. Year & Semester. Dharmapuri : B.E. CSE.

ICAL EN LAB MANUAL CS MICROPROCESSOR AND MICROCONTROLLER LABORATORY. Regulation. Branch. Year & Semester. Dharmapuri : B.E. CSE. Dharmapuri 636 703 LAB MANUAL Regulation : 203 Branch : B.E. CSE. Year & Semester : II Year / IV Semester CS 642 - MICROPROCESSOR AND MICROCONTROLLER LABORATORY ICAL EN 2 ANNA UNIVERSITY CHENNAI Regulation

More information

LAB 1 Introduction to 8085 Microprocessor Development System Board

LAB 1 Introduction to 8085 Microprocessor Development System Board EKT222 - Microprocessor System LAB 1 LAB 1 Introduction to 8085 Microprocessor Development System Board Microprocessor Laboratory page 1 EKT222 - Microprocessor System LAB 1 8085 Microprocessor Development

More information

SPAREPARTSCATALOG: CONNECTORS SPARE CONNECTORS KTM ART.-NR.: 3CM EN

SPAREPARTSCATALOG: CONNECTORS SPARE CONNECTORS KTM ART.-NR.: 3CM EN SPAREPARTSCATALOG: CONNECTORS ART.-NR.: 3CM3208201EN CONTENT SPARE CONNECTORS AA-AN SPARE CONNECTORS AO-BC SPARE CONNECTORS BD-BQ SPARE CONNECTORS BR-CD 3 4 5 6 SPARE CONNECTORS CE-CR SPARE CONNECTORS

More information

LIST OF PROGRAMS. Prg. Name of the Program. 1 Study of Pin Diagram of Study of Architecture of Study of 8085 Kit.

LIST OF PROGRAMS. Prg. Name of the Program. 1 Study of Pin Diagram of Study of Architecture of Study of 8085 Kit. LIST OF PROGRAMS Prg. Name of the Program No. 1 Study of Pin Diagram of 8085 2 Study of Architecture of 8085 3 Study of 8085 Kit 4 Reverse Order 5 Exchange of memory blocks 6 Absolute Difference 7 Even

More information

INSTRUCCIONES ARITMETICAS ERROR! MARCADOR NO DEFINIDO.

INSTRUCCIONES ARITMETICAS ERROR! MARCADOR NO DEFINIDO. INSTRUCCIONES ARITMETICAS ERROR! MARCADOR NO DEFINIDO. ADD A,Rn Add register to 28..2F 1 12 X X X accumulator ADD A,direct Add direct byte 25 2 12 X X X to accumulator ADD A,@Ri Add indirect RAM 26..27

More information

ECHO Process Instrumentation, Inc. Modbus RS485 Module. Operating Instructions. Version 1.0 June 2010

ECHO Process Instrumentation, Inc. Modbus RS485 Module. Operating Instructions. Version 1.0 June 2010 ECHO Process Instrumentation, Inc. Modbus RS485 Module Operating Instructions Version 1.0 June 2010 ECHO Process Instrumentation, Inc. PO Box 800 Shalimar, FL 32579 PH: 850-609-1300 FX: 850-651-4777 EM:

More information

EE309: Computer Organization, Architecture and MicroProcessors. sumantra/courses/up/up.html GND HIGH ORDER ADDRESS BUS

EE309: Computer Organization, Architecture and MicroProcessors.   sumantra/courses/up/up.html GND HIGH ORDER ADDRESS BUS CMP:8085 Primer-1 EE309: Computer Organization, rchitecture and MicroProcessors http://www.ee.iitb.ac.in/ sumantra/courses/up/up.html The 8085 Chip F LGS: S Z x x P x cy EXTERNLLY INITITED SIGNLS SERIL

More information

Matrix Multiplication in 8085

Matrix Multiplication in 8085 Matrix Multiplication in 8085 Semester Project for B.Tech. (Computer Science & Engineering) by Praneeth A S (UG20110023) & Rohit Yeravothula (UG201110039) Project Guide: Dr. K R Chowdhary Head of Department,

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Microprocessor Subject Code: 17443 I m p o r t a n t I n s t r u c t i o n s t o e x a m i n e r s : 1) The answers should be examined by key words and

More information

Report Title: Digital Voltmeter using 89C51

Report Title: Digital Voltmeter using 89C51 VIVEKANAND EDUCATION SOCIETY'S INSTITUTE OF TECHNOLOGY Approved by AICTE & Affiliated to Mumbai University ELECTRONIC WORKSHOP - 2 REPORT Report Title: Digital Voltmeter using 89C51 PROJECT MEMBERS: 1.

More information

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes

More information

KRAMER ELECTRONICS LTD. USER MANUAL MODEL: VA-8xl 8-Channel Balanced Stereo Audio Amplifier. P/N: Rev 1

KRAMER ELECTRONICS LTD. USER MANUAL MODEL: VA-8xl 8-Channel Balanced Stereo Audio Amplifier. P/N: Rev 1 KRAMER ELECTRONICS LTD. USER MANUAL MODEL: VA-8xl 8-Channel Balanced Stereo Audio Amplifier P/N: 2900-300151 Rev 1 Contents 1 Introduction 1 2 Getting Started 2 2.1 Achieving the Best Performance 2 3

More information

Vidyalankar T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution

Vidyalankar T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution 1. (a) 1. (b) T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution Priority modes. 1) Fully Nested Mode : It is a general purpose mode. IR 0 highest priority IR 1 lowest

More information

Assembly Language Programming of 8085

Assembly Language Programming of 8085 Assembly Language Programming of 8085 1. Introduction A microprocessor executes instructions given by the user Instructions should be in a language known to the microprocessor Microprocessor understands

More information

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture Department of Electrical Engineering Lecture 4 The 8051 Architecture 1 In this Lecture Overview General physical & operational features Block diagram Pin assignments Logic symbol Hardware description Pin

More information

Week /8086 Microprocessor Programming I

Week /8086 Microprocessor Programming I Week 4 8088/8086 Microprocessor Programming I Example. The PC Typewriter Write an 80x86 program to input keystrokes from the PC s keyboard and display the characters on the system monitor. Pressing any

More information

OPAL-RT FIU User Guide.

OPAL-RT FIU User Guide. OPAL-RT FIU User Guide www.opal-rt.com Published by Opal-RT Technologies, Inc. 1751 Richardson, suite 2525 Montreal, Quebec, Canada H3K 1G6 www.opal-rt.com 2013 Opal-RT Technologies, Inc. All rights reserved

More information

PCL-725 Relay Actuator and Isolated D/I Card USER'S MANUAL

PCL-725 Relay Actuator and Isolated D/I Card USER'S MANUAL Relay Actuator and Isolated D/I Card USER'S MANUAL COPYRIGHT NOTICE This documentation is copyrighted 1995 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. Reserves the right to make

More information

SIR.C.R.R.COLLEGE OF ENGINEERING DEPT. OF ELECTRONICS AND INSTRUMENTATION ENGG. EIE-328: MICROPROCESSOR LABORATORY 3/4 B.E. EIE: SECOND SEMESTER

SIR.C.R.R.COLLEGE OF ENGINEERING DEPT. OF ELECTRONICS AND INSTRUMENTATION ENGG. EIE-328: MICROPROCESSOR LABORATORY 3/4 B.E. EIE: SECOND SEMESTER SIR.C.R.R.COLLEGE OF ENGINEERING DEPT. OF ELECTRONICS AND INSTRUMENTATION ENGG. EIE-328: MICROPROCESSOR LABORATORY 3/4 B.E. EIE: SECOND SEMESTER (AS PER UNIVERSITY SYLLABUS) LIST OF EXPERIMENTS 1. UNDERSTANDING

More information