Fusion Power Sequencing and Ramp-Rate Control
|
|
- Gavin Snow
- 5 years ago
- Views:
Transcription
1 Application Note AC285 Fusion Power Sequencing and Ramp-Rate Control Introduction As process geometries shrink, many devices require multiple power supplies. Device cores tend to run at lower voltages to reduce power and maximize performance. To interface to legacy devices or to comply with existing I/O standards, I/O voltages run at voltages different from and typically higher than the core. Often devices support multiple I/O banks, each running at a different voltage level (1.8 V, 2.5 V, or 3.3 V). In order to reconfigure or reprogram devices, it is common to support yet another power rail. The increase in the number and inter-relationships between these power rails greatly increases the complexity of board-level power supply management. Designs with FPGAs, DSPs, and ASICs can demand four, five, or even more power supplies to power up in a prescribed sequence and ramp-rate in order to avoid issues such as latch-up, inrush current, or I/O contention. Additionally, many applications require adjustable power-up sequencing and ramp-rates to accommodate various scenarios. To fulfill the requirements in these applications, a power system management master must be live at power-up in order to sample and monitor multi-channel analog voltage inputs. Based on the system requirements, the master sequences multiple power supplies at a given ramp-rate. The master also has the flexibility to update to a different sequencing and ramp-rate and can remember the previous parameters used in sequencing and ramp-rate control. The Actel Fusion Programmable System Chip (PSC), the world's first mixed-signal FPGA, is an excellent single-chip solution for power sequencing and ramp-rate control applications. As a Flash-based FPGA, the Fusion PSC is live at power-up. It delivers a configurable analog system to sample and monitor up to 30 channels of analog signals and control up to 10 gate drivers with programmable drive strengths that control sequence and ramp-rates of multiple power supplies. Integrated embedded Flash memory enables a wide variety tasks: recording system performance history, updating operating parameters, monitoring system parameters to predict failures before they occur (prognostics), EEPROM emulation, and boot code storage. The embedded Flash can be read or updated from the standard JTAG ports or from the FPGA fabric while the device is online. With an internal voltage regulator to generate the 1.5 V core voltage, Fusion PSCs require only a single 3.3 V power supply. While the Flash process provides Fusion with low static and dynamic power consumption, the user can easily implement low power standby and sleep operation modes by using the internal voltage regulator for further power savings. The internal real-time counter (standby) or an external signal (standby and sleep) can wake up a Fusion device. Fusion system development is supported by the SmartGen core generator, a graphical interface delivered within the Actel Libero Integrated Design Environment (IDE). This document discusses the use of Fusion for power sequencing and ramp-rate control. Power Sequencing and Ramp-Rate Control There are four basic types of power sequencing and ramp-rate control. 1. The power supplies will be turned on successively with a fixed delay between them (i.e., V2 power supply will be on with a fixed delay after V1 is powered up), as shown in Figure 1. V1 V2 T Figure 1 Power Sequencing Type 1 September Actel Corporation
2 2. One power supply has to reach a minimum threshold level before the next supply is initiated, as shown in Figure 2. V1 V1 Threshold or Min V2 Figure 2 Power Sequencing Type 2 3. Turn on multiple power supplies at the same time but with different ramp-rates, as shown in Figure 3. V1 V2 Figure 3 Power Sequencing Type 3 4. Actively monitor and control multiple supplies during power-up to ensure they are within a specified range of each other (digital tracking), as shown in Figure 4. V1 V2 Figure 4 Power Sequencing Type 4 Although Fusion is capable of managing all four types of power sequencing and ramp-rates, this document only describes the first three types of power sequencing. Before discussing these three types, it is important to understand traditional methods of power sequencing and ramp-rate control. 2
3 Traditional Power Sequencing and Ramp-Rate Control Techniques RC Solution A simple approach for sequencing the supply voltages of two or more circuits on the same rail is to introduce a delay between them by adding a series resistor and capacitor to ground on the power line (Figure 5). R V SUPPLY1 V SUPPLY2 C V SUPPLY1 Figure 5 Power Sequence Control Using a Series Resistor and Capacitor The delay on the second supply (V SUPPLY2 ) will depend on the rise time of the main supply (V SUPPLY1 ). Although this technique may work for some applications, it has many disadvantages: 1) the second supply could ramp-up faster than the main supply when there is residual charge in the capacitors during power cycling, resulting in no ramp-rate control at all; 2) the delayed supply voltage at power-down remains applied to the load longer than does the supply voltage that came up first; 3) there may be a significant power loss through the resistor. Comparator Solution In order to prevent one supply from coming up before another, the primary supply needs to be monitored. When the primary supply comes up first and reaches a certain level (V REF ), the second supply is powering on by turning on the pass MOSFET transistor. The ramp-rate is defined by the driving strength of the MOSFET driver as well as the parasitic capacitor value of the MOSFET transistor. Figure 6 illustrates the comparator solution. V SUPPLY2 V SUPPLY2 C MOSFET Driver R V REF V SUPPLY1 V SUPPLY1 Figure 6 Power Sequence Control Using a Comparator and Delay Elements The reference voltage on the negative input of the comparator sets the level to be reached by V SUPPLY1 before V SUPPLY2 turns on. An RC combination on the other input adds a delay to the trigger. Adding this small delay provides an additional reliability advantage. An N-Channel MOSFET switch guarantees no current flows into the V SUPPLY2 line when power is off or when V SUPPLY1 has not yet reached the desired voltage. This approach also guarantees that V SUPPLY2 is shut down when V SUPPLY1 is not present. However, 3
4 the power-up timing still depends on the rise time of V SUPPLY1, which may not be accessible to the designer. In addition, for different ramp-rate requirements, the user needs to find different MOSFET drivers. The more the power supplies need to be sequenced, the more complex the design will be. Because external components are required for this solution, it will also increase the board size dramatically as well as the cost. This solution may not work well when both positive and negative supplies are presented for sequencing. Fusion Power Sequencing and Ramp-Rate Control Solution With the Fusion PSC family, Actel introduces the Analog Quad analog I/O structure (Figure 7). The Analog Quad is comprised of four I/O pads including analog voltage (AV) input, analog current (AC) input, analog temperature (AT) input, and a single gate driver output, analog gate (AG) pad. AV, AC, and AT are used to precondition analog signals before sending to a configurable 12-bit successive approximation register (SAR) analog to digital converter (ADC) for conversion. The Analog Quad inputs are tolerant up to 12 V ± 10%. The Analog Quad offers a wide range of configurability in terms of prescaler values, positive or negative voltage support, and I/O functionality. Refer to the Fusion Family of Mixed-Signal Flash FPGAs datasheet for details on Analog Quads. Power Supply Line Side Load Side Off-Chip Pads AV AC AG AT Voltage Monitor Block Current Monitor Block R pullup Gate Driver Temperature Monitor Block On-Chip Analog Quad Prescaler Prescaler Prescaler Digital Input Digital Input Power MOSFET Gate Driver Digital Input Current Monitor/Instr Amplifier Temperature Monitor To FPGA To FPGA From FPGA To FPGA To Analog MUX To Analog MUX To Analog MUX Figure 7 Fusion Analog Quad Utilizing Analog Quads and the ADC, Fusion provides a smart, simple, and flexible solution for power sequencing and ramp-rate control. This solution does not need external components like RC, comparator, or MOSFET drivers, which saves board space and cuts down the system cost tremendously. Also, this allows true sequencing while not relying on the main power supply s rise time. 4
5 Figure 8 shows an example of power sequencing and ramp-rate control using a Fusion device VDC +5 VDC +12 VDC 12 VDC AVn12p0v ACn12p0v AV12p0v AC12p0v AV5p0v AV3p3v AVn12p0vON V CC AV12p0vON Fusion AV5p0vON AVn12p0V_load AV12p0V_load AVn5p0V_load AV3p3vON AV3p3V_load Figure 8 Fusion Power Sequencing and Ramp-Rate Control Solution Diagram For power sequencing and ramp-rate control applications, Fusion can be configured to continuously monitor power supplies (four power supplies in the above example). Based on user-defined conditions, Fusion can turn on the power MOSFET transistors to provide power to the load. Using voltage monitoring, the user can define the turn-on condition for one power supply based on the voltage level of another power supply, or one power supply can turn on with a fixed delay after another power supply is turned on. At the same time, the user can also define the ramp-rate of each power supply by selecting a different driving strength of the Fusion gate driver. The Fusion Gate Driver is designed to work with external P-Channel or N-Channel MOSFETs. The gate driver is a configurable current sink or source and requires an external pull-up or a pull-down resistor. The ramp-rate is defined by the following parameters in EQ 1: dv/dt = Ig/Cgd EQ 1 Ig Drive strength of the Fusion gate driver, or source/sink current on the gate Cgd Parasitic capacitor between gate and drain of the power MOSFET transistor 5
6 For a given power supply voltage, Ig and Cgd define how soon it can ramp up to its full scale. Figure 9 shows the concept of ramp-rate control using the Fusion gate driver. V SUPPLY = 5 V R pullup Cgs Power s Fet d g Cgd V LOAD V V SUPPLY V GATE V LOAD 5 Ig 4 3 Gate slews until Vt is reached 2 Sample Parameters: 1 Gate slews to final value Vgs = lg R pullup = 3 V V SUPPLY = 5 V R pullup = 300 kω lg = 10 µa Fet Vt = 2 V Cgs = Ciss = 10 nf Cgd = Coss = 2 nf 0 0 Turn on lg Cgd feedback damps Vg and limits load slew to dv/dt = lg/cgd = 5 V/mS Time (ms) Figure 9 Ramp-Rate Control Concept Using Fusion Gate Driver To control the power supply at different ramp-rates, the user can preset the driving strength of each Fusion gate driver for the corresponding power MOSFET transistor. See the "Application Implementation" section on page 7 to configure the gate driver. The user can also dynamically change the ramp-rate for multiple power supplies by controlling the On/Off state of the corresponding MOSFETs. This is also called digital tracking, which is covered in a different application note. Fusion gate drivers have 4 levels of selectable driving strength: 1 µa, 3 µa, 10 µa, and 30 µa. In Figure 9, the user implemented a 5 V/mS ramp-rate control for a 5 V power supply by selecting a 10 µa gate driver driving strength for Ig, and a power MOSFET with the Cgd fixed to 2 nf. The user can easily change the ramp-rate by selecting a different driving strength gate driver or a different power MOSFET. Figure 10 shows the Fusion gate driver with different selections of source and sink driving strength. AG High Current 1 µa 3 µa 10 µa 30 µa Figure 10 Fusion Gate Driver 6
7 All control logic and timing for power-up sequencing and ramp-rate is implemented inside the FPGA fabric, and it is therefore completely configurable and controllable by the user. Application Implementation Application Description This section examines a design example and shows the voltage sequencing and ramp-rate control using Actel Fusion. A simplified ATX power supply system serves as an example. See Figure 8 on page 5. A 4-voltage system (+5 VDC, +12 VDC, 12 VDC, and +3.3 VDC), as shown in Figure 8 on page 5 The power supplies may be turned on in any sequence as specified by the user. In this case, the order is 12 VDC, +12 VDC, +5 VDC, and +3.3 VDC. All four supply voltages and load voltages will be continuously monitored. Monitoring the load side voltage ensures that the sequence works correctly. Current on the 12 VDC and +12 VDC power supplies will be monitored. The power supplies will be shut down in the reverse order (i.e., +3.3 VDC, +5 VDC, +12 VDC, and 12 VDC). There are various ways and possibilities for turning on the supplies one after another. In this design example, the MOSFET will be turned on using two scenarios: One power supply has to reach a threshold level on the load side before the next MOSFET is turned on for another power supply. The power supplies will turn on, one by one, with a fixed delay in between them; i.e., all the load supplies will turn on and off with fixed delays between them. In each scenario, a different ramp-rate is selected for different power supplies. The design will use the following peripherals in the Fusion device: 8 voltage monitors to monitor the supply and the load voltages 2 current monitors to monitor the supply current on the 12 VDC and +12 VDC power supplies 4 gate drivers connected to three external P-Channel MOSFETs to control the positive power supplies and one external N-Channel MOSFET to control the negative power supply 2 digital inputs to start power-up and power-down sequence Several output flags to show the supply voltage and load voltage conditions Table 1 shows the signal names and the threshold levels for the various voltage and current monitors. Table 1 Voltage/Current Monitor Signal Names and Threshold Values Threshold Max. Value (V) Gate Driver Driving Strength Descriptions Signal Name Voltage Tolerance High Low Ramp-Rate (Cgd = 2 nf) 12 VDC Supply AVn12p0v 10% 10.8 V VDC Supply AV12p0v 5% 11.4 V VDC Supply AV5p0v 5% 4.75 V VDC Supply AV3p3v 4% 3.17 V 4 12 VDC Load Supply AVn12p0v_load 10% 0.8 V 10.8 V µa 6 V/mS +12 VDC Load Supply AV12p0v_load 5% 11.4 V 0.8 V µa 6 V/mS +5 VDC Load Supply AV5p0v_load 5% 4.75 V 0.8 V 4 10 µa 2.5 V/mS +3.3 VDC Load Supply AV3p3v_load 4% 3.17 A 0.8 V 4 3 µa 1.5 V/mS 12 VDC Supply Current ACn12p0v N/A 1.5 A N/A +12 VDC Supply Current AC12p0v N/A 2.0 A N/A 7
8 Design Implementation Fusion analog voltage inputs will be configured with continuous monitoring of all inputs and load voltages. When power supplies reach the user-defined threshold values, flags will be generated. These flags will be passed to a state machine, which is used to control the power MOSFET transistors to control the power to the load. The state machine will enable control of the load supplies in two ways to cover both scenarios. A generic VHDL code will enable the user to switch between both scenarios. To implement the design, perform the following steps: 1. Generate voltage monitor blocks using SmartGen. 2. Generate gate driver blocks using SmartGen. 3. Configure the sample sequence and Flash memory. 4. Create the state machine. For more information, refer to the sample Libero IDE design project. Figure 11 shows the simplified block diagram of the power sequence control system. SYS_RESET NVM Blocks Analog_Inputs ADC Blocks To Gate Drivers Outputs State Machine for Voltage Sequence Control SYS_CLK Figure 11 Overview of the Power Sequence and Ramp-Rate Control System Generate Voltage/Current Monitors Using SmartGen Use SmartGen to generate the Voltage/Current monitors. The Analog System Builder in SmartGen enables you to configure an entire analog system. The following functions can be done: Choose the number of analog input channels to monitor. Choose the type of each input channel. Choose the number of analog output channels. Specify the placement of each channel. Set channel-specific options. Sequence the channels in the required sampling order. 8
9 Voltage Monitor offers a robust set of voltage monitoring capabilities. Using the SmartGen Voltage Monitor, you can configure all four input supplies and all four load supplies. Figure 12 shows the Voltage Monitor block for the 3.3 VDC supply. Figure 12 Voltage Monitor Block for the 3.3 VDC Supply 9
10 When the Current Monitor circuit is selected, two adjacent analog inputs (AV and AC) measure the voltage drop across a small external sense resistor. Figure 13 shows the Current and Voltage Monitor blocks for the +12 VDC supply. Figure 13 Current and Voltage Monitor Blocks for +12 VDC Supply Generate Gate Driver Blocks Using SmartGen The gate driver is the analog output coming from the analog system. It is used to drive the gate of an external MOSFET to turn it on or off. The gate driver is designed to work with external MOSFETs as a configurable current sink or source. Table 2 shows the output signal name and enable signal name for gate drivers. Figure 14 on page 11 shows the gate driver for the 12.0 VDC load supply. Table 2 The Gate Driver Signal Descriptions Signal Name Enable Signal Gate driver for 12 VDC load AVn12p0v_ON AVn12p0v_ENABLE Gate driver for +12 VDC load AV12p0v_ON AV12p0v_ENABLE Gate driver for +5 VDC load AV5p0v_ON AV5p0v_ENABLE Gate driver for +3.3 VDC load AV3p3v_ON AV3p3v_ENABLE 10
11 Figure 14 Gate Driver for the 12 VDC Load Supply See the "Appendix" on page 15 for details on other peripheral configurations. 11
12 Configure the Sample Sequence and Generate the Flash Memory Block Once all the peripherals are generated, set up the ADC sample sequence (Figure 15). Figure 15 Sample Sequence Control Next, load the configuration data generated by the Analog System Builder into the Flash memory. This allows all the analog system components to be initialized by the Flash memory system at start-up. A Flash memory block can be generated by SmartGen. Create the State Machine The state machine is the heart of the power sequence controller. It allows you to power up and power down the load supplies according to the system needs. In this application note, there are two scenarios for power-up: Each load power supply has to reach a threshold level before the next supply is turned on. Each power supply is turned on after a fixed delay. The parameter USE_fixed_Time is used to switch between the two modes. 12
13 The simplified state machine for the first scenario is shown in Figure 16. Turn FPGA supply and reset all flags. No No No Is 12.0 V flag = 1? Is 12.0 V flag = 1? Is 5.0 V flag = 1? Is 3.3 V flag = 1? Yes Yes Yes Yes No Set flag to '1'. Set flag to '1'. Set flag to '1'. Set flag to '1'. Are all flags set to '1'? Yes No No No No No Is PwrUP '1'? Is 12.0 V load greater than threshold? Is 12.0 V load greater than threshold? Is 5.0 V load greater than threshold? Is 3.3 V load greater than threshold? Yes Yes Yes Yes Yes Turn on 12.0 V gate driver. Turn on 12.0 V gate driver. Turn on 5.0 V gate driver. Turn on 3.3 V gate driver. Monitor all supplies. No No No No No Is PwrUP '1'? Is 3.3 V load less than threshold? Is 5.0 V load less than threshold? Is 12.0 V load less than threshold? Is 12.0 V load less than threshold? Yes Yes Yes Yes Yes Turn off 3.3 V gate driver. Turn off 5.0 V gate driver. Turn off 12.0 V gate driver. Turn off 12.0 V gate driver. Go to reset. Figure 16 State Machine 13
14 Conclusion Fusion has all the features needed to implement a power sequencing and ramp-rate control master in a single chip. The SmartGen user interface and IP allows customers to implement their applications simply and quickly. With all these features tied to Flash FPGA logic, the power sequence and ramp-rate control management system can be completely customized by the user and all configuration parameters can be stored in the embedded Flash memory. Actel Fusion offers flexibility unmatched by any other power management control solution. Related Documents Datasheets Fusion Family of Mixed-Signal Flash FPGAs List of Changes The following table lists critical changes that were made in the current version of the document. Previous Version Changes in Current Version ( /9.06*) Page /8.06 The High Thresholds for 3.3 VDC and 12 VDC were updated in Table 1. 7 Figure 5 was updated. 3 Figure 17 was updated. 15 Figure 22 was updated. 18 Figure 24 was updated. 19 Note: *The part number is located on the last page of the document. 14
15 Appendix Figure VDC Supply Monitor Figure VDC Supply Monitor 15
16 Figure VDC Supply Monitor 16
17 Figure VDC Supply Monitor 17
18 Figure VDC Load Supply Monitor Figure VDC Load Supply Monitor 18
19 Figure VDC Load Supply Monitor Figure VDC Load Supply Monitor 19
20 Figure VDC Gate Driver Figure VDC Gate Driver 20
21 Figure VDC Gate Driver Figure VDC Gate Driver 21
22 Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners. Actel Corporation 2061 Stierlin Court Mountain View, CA USA Phone Fax Actel Europe Ltd. Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom Phone +44 (0) Fax +44 (0) Actel Japan EXOS Ebisu Bldg. 4F Ebisu Shibuya-ku Tokyo 150 Japan Phone Fax Actel Hong Kong Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong Phone Fax /9.06
Live at Power-Up. Key Actel Benefits. The Time it Takes an. FPGA to Power Up has a. Significant Impact on. Effective System Design
The Time it Takes an FPGA to Power Up has a Significant Impact on Effective System Design and the Total System Cost Key Actel Benefits Level 0, Best in Class, Live at Power-Up (LAPU) Support Operational
More informationReal-Time Calendar Applications in Actel Fusion Devices
Application Note AC271 Real-Time Calendar Applications in Actel Fusion Devices Introduction The Actel Fusion Programmable System Chip is the world's first mixed-signal FPGA, integrating configurable analog,
More informationI/O Features in Axcelerator Family Devices
I/O Features in Axcelerator Family Devices Application Note AC249 Introduction and Feature Summary The Axcelerator family offers I/O features to support a very wide variety of user designs. An outline
More informationPower-Up/Down of Fusion FPGAs
Application Note AC282 Power-Up/Down of Fusion FPGAs Introduction The Actel Fusion Programmable System Chip (PSC) satisfies the demand from system architects for a device that simplifies design and unleashes
More informationUsing DDR for Fusion Devices
Application Note Using DDR for Fusion Devices Introduction The I/Os on the Fusion device families support Double Data Rate (DDR) mode. In this mode, new data is present on every transition (or clock edge)
More informationRecommendations for Programming Actel RTSX-S, RTSX-SU, and SX-A
Application Note AC255 Recommendations for Programming Actel RTSX-S, RTSX-SU, and SX-A Introduction This technical brief provides programming information and answers common questions regarding the programming
More informationUsing ProASIC PLUS RAM as Multipliers
Application Note AC219 Introduction Multiplication is one of the more area-intensive functions in FPGAs. Traditional multiplication techniques use the digital equivalent of longhand multiplication. These
More informationUsing ProASIC3/E RAM as Multipliers
Application Note Using ProASIC3/E RAM as Multipliers Introduction Multiplication is one of the more area intensive functions in FPGAs. Traditional multiplication techniques use the digital equivalent of
More informationMaximizing Logic Utilization in ex, SX, SX-A, and Axcelerator FPGA Devices Using CC Macros
Application Note AC201 Maximizing Logic Utilization in ex, SX, SX-A, and Axcelerator FPGA Devices Using CC Macros Introduction Typically, designers use logic optimization techniques to minimize logic resources,
More informationProASIC3/E FlashROM (FROM)
Application Note Introduction The ProASIC3/E families of Flash FPGAs offer enhanced performance, density, and features over ProASIC PLUS FPGAs. The ProASIC3/E devices also provide a secure, low-power,
More informationApplication Note AC316. High-Volume Flash Programming Guidelines
Application Note AC316 High-Volume Flash Programming Guidelines April 2005 Table of Contents Introduction...................................................................... 3 1. Programmer Calibration..........................................................
More informationAxcelerator Family FPGAs
Product Brief Axcelerator Family FPGAs u e Leading-Edge Performance 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded s 700 Mb/s LVDS Capable I/Os Specifications Up to
More informationProASIC to SX-A PQ208 Prototyping Adapter Board. User Document for P/N SI-SXA-APAPQ208-A-KIT
ProASIC to SX-A PQ208 Prototyping Adapter Board User Document for P/N SI-SXA-APAPQ208-A-KIT December 2003 Introduction The SI-SXA-APAPQ208 adapter board is a prototyping tool that maps the footprint of
More informationSmartDesign MSS. Cortex TM -M3 Configuration
SmartDesign MSS Cortex TM -M3 Configuration Libero IDE Software Table of Contents Configuration Options.............................................................. 3 Configuration Options.......................................................................
More informationSimulating SEU Events in EDAC RAM
Application Note AC304 Introduction The Actel RTAX-S Field Programmable Gate Array (FPGA) provides embedded user static RAM in addition to single-event-upset (SEU)-enhanced logic, including embedded triple-module
More informationAdding Custom Peripherals to the AMBA Host and Peripheral Buses
Application Note AC301 Adding Custom Peripherals to the AMBA Host and Peripheral Buses Introduction The Actel CoreMP7 microprocessor is a soft-core implementation of the industry-standard ARM7TDMI-S and
More informationThe Advantages of the 32-Bit Cortex-M1 Processor in Actel FPGAs. White Paper
The Advantages of the 32-Bit Cortex-M1 Processor in Actel FPGAs White Paper May 2007 Table of Contents Introduction...................................................................... 3 An Industry-Standard
More informationSmartDesign MSS. Embedded FlashROM (efrom) Configuration
SmartDesign MSS Embedded FlashROM (efrom) Configuration Libero IDE Software Table of Contents Configuring Memory Regions........................................................ 3 Creating a Region..........................................................................
More informationAxcelerator Family Memory Blocks
Application Note AC164 Axcelerator Family Memory Blocks Introduction As FPGA applications become more complex, designers expectations of FPGA capabilities grow, making embedded memory blocks more and more
More informationCoreAHB. Contents. Product Summary. General Description. Intended Use. Key Features. Benefits. Supported Device Families
Product Summary Intended Use Provides an AHB Bus Fabric and Is Intended for Use in an AMBA Subsystem where Multiple AHB Masters are Present Key Features Supplied in SysBASIC Core Bundle Implements a Multi-Master
More informationProASIC PLUS FPGA Family
ProASIC PLUS FPGA Family Key Features Reprogrammable /Nonvolatile Flash Technology Low Power Secure Single Chip/Live at Power Up 1M Equivalent System Gates Cost Effective ASIC Alternative ASIC Design Flow
More informationDesign Migration from the RT54SX32 to the RT54SX32S Device
Application Note AC149 Design Migration from the RT54SX32 to the RT54SX32S Device Actel s RT54SX-S family of FPGAs is designed specifically for space applications. Although architecturally related to the
More informationSmartDesign MSS. ACE Simulation
SmartDesign MSS ACE Simulation Libero IDE Software Table of Contents Introduction...................................................................... 3 1 Creating the Design................................................................
More informationSmartGen Hard Multiplier Accumulator v1.0. Handbook
SmartGen Hard Multiplier Accumulator v1.0 Handbook Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 502-00-171-0
More informationActel BSDL Files Format Description
Application Note Actel BSDL Files Format Description BSDL is a standard data format (a subset of VHDL) that describes the implementation of JTAG (IEEE 1149.1) in a device. BSDL was approved as IEEE Standard
More informationCoreSDLC v3.0 Release Notes
CoreSDLC v3.0 Release Notes This is the production release for CoreSDLC. These release notes describe the features and enhancements. They also contain information about system requirements, supported families,
More informationSmartFusion. Dedicated Fabric Clock Conditioning Circuit with PLL Integration
SmartFusion Dedicated Fabric Clock Conditioning Circuit with PLL Integration Libero IDE Software Table of Contents 1 Configuration Options...............................................................
More informationSTBC ma standalone linear Li-Ion battery charger with thermal regulation. Description. Features. Applications
800 ma standalone linear Li-Ion battery charger with thermal regulation Description Datasheet - production data Features Programmable charge current up to 800 ma No external MOSFET, sense resistors or
More informationProASIC PLUS Timing Closure in Libero IDE v5.2
Application Note AC205 ProASIC PLUS Timing Closure in Libero IDE v5.2 Introduction This application note discusses the new ProASIC PLUS timing-driven place-and-route (TDPR) flow introduced in Libero Integrated
More informationSilicon Sculptor Quick Reference Card
Silicon Sculptor Quick Reference Card Introduction Thank you for purchasing Actel s Silicon Sculptor programming system. This system enables field programming of Actel FPGAs for proof of concept up to
More informationUsing ProASIC PLUS Clock Conditioning Circuits
Application Note AC306 Using ProASIC PLUS Clock Conditioning Circuits Introduction ProASIC PLUS devices include two clock conditioning circuits on opposite sides of the die. Each clock conditioning circuit
More informationPinEditor (non-mvn) v6.3 User s Guide
PinEditor (non-mvn) v6.3 User s Guide Actel Corporation, Mountain View, CA 94043 2005 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5-02-9119-8 Release: September
More informationGreenFET TM High Voltage Gate Driver CC D Q-PUMP + _. Timing & Logic. Discharge
GreenFET TM High Voltage Gate Driver Features 5V ±5% Power supply SLG55021 Drain Voltage Range 1.0V to 20V Internal Gate Voltage Charge Pump Controlled Turn on Delay Controlled Load Discharge Rate Controlled
More informationFM1233A 3-Pin µc Supervisor Circuit
FM133A 3-Pin µc Supervisor Circuit General Description The FM133A is a supervisor circuit that monitors a microprocessor power supply or other system voltage and issues a reset pulse when a fault condition
More informationVCC 1 GND. Environmental. Pb-Free Halogen Free. V D = 20V Max* 5V 3.3V G1/G2 PG 8 DIS2 3
Not for Distribution Features 5V Power supply Drain Voltage Range 1.0V to 20V Internal Gate Voltage Charge Pump Controlled Load Discharge Rate Controlled Turn on Slew Rate TDFN-8 Package Application Functions
More informationSecure Microcontrollers for Smart Cards. AT90SC Summary
Features High-performance, Low-power 8-bit AVR RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution Up to 64K Bytes Flash Program Memory Endurance: 10K Write/Erase Cycles Up to
More informationMP5013A 5 V, 5 A Programmable Current-Limit Switch with Over-Voltage Clamp and Slew-Rate Control in TSOT23-8
The Future of Analog IC Technology MP5013A 5 V, 5 A Programmable Current-Limit Switch with Over-Voltage Clamp and Slew-Rate Control in TSOT23-8 DESCRIPTION The MP5013A is a protection device designed to
More informationRadiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs
Advance v0.2 Radiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs with Flash*Freeze Technology Features and Benefits MIL-STD-883 Class B Qualified Packaging Ceramic Column Grid Array with Six
More informationEnvironmental G1/G2. Timing & Logic. Discharge S/DIS1. The highest V D being switched must be at FET1 and pin 5 of the SLG55221 and SLG55220
2 Rail GreenFET TM High Voltage Gate Driver Features 5V Power supply Drain Voltage Range 1.0V to 6V Internal Gate Voltage Charge Pump Controlled Load Discharge Rate Controlled Turn on Slew Rate TDFN-8
More informationV I/O V CORE. Application Guidelines for Non-Isolated Converters AN04-008: Guidelines for Sequencing of Multiple Modules
14 September 2006 PDF Name: seq_multi_mod.pdf Application Guidelines for Non-Isolated Converters Introduction Today s electronics systems require multiple power supply voltages to power the various ICs.
More informationMP6219 5V, 1A 2A Programmable Current Limit Power Distribution Switch
The Future of Analog IC Technology MP6219 5V, 1A 2A Programmable Current Limit Power Distribution Switch DESCRIPTION The MP6219 is a protection device designed to protect circuitry on the output from transients
More informationFPGA Configuration EEPROM Memory AT17C020A AT17LV020A
Features Serial EEPROM Family for Configuring Altera FLEX Devices Simple Interface to SRAM FPGAs EE Programmable 2M-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate
More informationSTBC mA Standalone linear Li-Ion Battery charger with thermal regulation. Feature summary. Description. Applications.
800mA Standalone linear Li-Ion Battery charger with thermal regulation Feature summary Programmable charge current up to 800mA No external MOSFET, sense resistors or blocking diode required Complete linear
More informationDSP240-LPI Inverter Controller Card. Technical Brief
DSP240-LPI Inverter Controller Card Technical Brief September 2006 Manual Release 3.0 Card Revision 3.0 Copyright 2001-2006 Creative Power Technologies P.O. Box 714 MULGRAVE Victoria, 3170 Tel: +61-3-9543-8802
More informationVHDL VITAL. Simulation Guide
VHDL VITAL Simulation Guide Actel Corporation, Mountain View, CA 94043 2004 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579006-9/10.04 Release: October
More informationMP5013E 5V, 2A, Programmable Current- Limit Switch with Over-Voltage Clamp and Slew Rate Control in a TSOT23-8
MP5013E 5V, 2A, Programmable Current- Limit Switch with Over-Voltage Clamp and Slew Rate Control in a TSOT23-8 DESCRIPTION The MP5013E is a protection device designed to protect circuitry on the output
More informationEPROM. Application Note CMOS EPROM. Interfacing Atmel LV/BV EPROMs on a Mixed 3-Volt/5- Volt Data Bus
Interfacing Atmel LV/BV EPROMs on a Mixed 3-volt/5-volt Data Bus Introduction Interfacing Atmel Corporation s low voltage (LV/BV) EPROMs on a common data bus with standard 5-volt devices can be achieved
More information2-wire Serial EEPROM AT24C01A AT24C02 AT24C04 AT24C08 AT24C16
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128 x 8 (1K), 256 x 8 (2K),
More informationApproximately half the power consumption of earlier Renesas Technology products and multiple functions in a 14-pin package
Renesas Technology to Release R8C/Mx Series of Flash MCUs with Power Consumption Among the Lowest in the Industry and Powerful On-Chip Peripheral Functions Approximately half the power consumption of earlier
More informationTYPICAL APPLICATIO. LT1641-1/LT Positive High Voltage Hot Swap Controllers DESCRIPTIO FEATURES APPLICATIO S
Positive High Voltage Hot Swap Controllers FEATURES Allows Safe Board Insertion and Removal from a Live Backplane Controls Supply Voltage from 9V to 0V Programmable Analog Foldback Current Limiting High
More informationArduino Uno R3 INTRODUCTION
Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running
More informationRAM Initialization and ROM Emulation in ProASIC PLUS Devices
Application Note RAM Initialization and ROM Emulation in ProASIC PLUS Devices Introduction ProASIC PLUS FPGAs are reprogrammable and live at power-up and therefore offer a single-chip solution for programmable
More informationAT91 ARM Thumb-based Microcontroller. Application Note. AT91SAM7X and AT91SAM7XC Microcontroller Series Schematic Check List. 1.
AT91SAM7X and AT91SAM7XC Microcontroller Series Schematic Check List 1. Introduction This application note is a schematic review check list for systems embedding Atmel s AT91SAM7X and AT91SAM7XC families
More informationUsing Synopsys Design Constraints (SDC) with Designer
Technical Brief Using Synopsys Design Constraints (SDC) with Designer This technical brief describes the commands and provides usage examples of Synopsys Design Constraints (SDC) format with Actel s Designer
More informationWhen is Data Susceptible to Corruption
Parallel EEPROM Data Protection Advantages of EEPROMs EEPROMs provide the memory solution wherever reprogrammable, nonvolatile memory is required. They are easy to use, requiring little or no support hardware
More information2-wire Serial EEPROM AT24C512. Preliminary. 2-Wire Serial EEPROM 512K (65,536 x 8) Features. Description. Pin Configurations.
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 1.8 (V CC = 1.8V to 3.6V) Internally Organized 65,536 x 8 2-wire Serial Interface Schmitt Triggers,
More informationProASIC3/E SRAM/FIFO Blocks
Application Note ProASIC3/E SRAM/FIFO Blocks Introduction As design complexity grows, greater demands are placed upon an FPGA's embedded memory. Actel ProASIC3/E devices provide the flexibility of true
More informationMP5007 5V, 1A- 5A Programmable Current Limit Switch
The Future of Analog IC Technology DESCRIPTION The MP5007 is a protection device designed to protect circuitry on the output (source) from transients on input (V CC ). It also protects V CC from undesired
More informationDESCRIPTIO APPLICATIO S TYPICAL APPLICATIO. LT1640AL/LT1640AH Negative Voltage Hot Swap Controller FEATURES
LT60AL/LT60AH Negative oltage Hot Swap Controller FEATURES Allows Safe Board Insertion and Removal from a Live Backplane Operates from 0 to 0 Programmable Inrush Current Allows 50mA of Reverse Drain Pin
More informationFeatures. V CC 2.7V to 5.5V 10k OVERCURRENT GND NC
MIC225/275 MIC225/275 Single-Channel Power Distribution Switch MM8 General Description The MIC225 and MIC275 are high-side MOSFET switches optimized for general-purpose power distribution requiring circuit
More informationSmart Load Switch. Bidirectional on / off switching. Low-resistance power switch. Slew rate control
Smart Over-temperature protection Bidirectional on / off switching Short circuit, overcurrent protection IN Low-resistance power switch OUT Input protection: over / under voltage protection, negative voltage
More informationDesigning for Low Power with Programmable System Solutions Dr. Yankin Tanurhan, Vice President, System Solutions and Advanced Applications
Designing for Low Power with Programmable System Solutions Dr. Yankin Tanurhan, Vice President, System Solutions and Advanced Applications Overview Why is power a problem? What can FPGAs do? Are we safe
More informationV PP IN V CC3 IN V CC5 IN EN0 EN1 MIC2561 V CC5_EN V CC3_EN
MIC2561 PCMCIA Card Socket and V PP Switching Matrix Final Information General Description The MIC2561 & V PP Matrix controls PCMCIA (Personal Computer Memory Card International Association) memory card
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT 740 TRACKER/SEQUENCER DEMO BOARD
DESCRIPTION QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 740 LTC2922 Demonstration circuit 740 is a tracker/sequencer demo board featuring the LTC2922 that monitors up to five external power supplies and
More informationMixed Signal Power Manager Tutorial
Mixed Signal Power Manager Tutorial Mixed Signal Power Manager Tutorial Table of Contents Introduction...................................................................... 3 Requirements for this Tutorial.................................................................
More informationOptimizing Power System Design in Wearables
Optimizing Power System Design in Wearables The impact of load switch technology on wearable designs By: Business Development, Marketing & Application Department, GLF ntegrated Power, nc. Wearable and
More informationHow to Configure the Tracking and Power Sequencing of FPGAs
White Paper How to Configure the Tracking and Power Sequencing of FPGAs Introduction The increase of voltage input rails for delivering point-of-load power to DSPs, ASICs, FPGAs and microprocessors is
More informationFeatures. 10k. 10k ON/OFF. 1µF OVERCURRENT OVERCURRENT. Typical Two-Port Bus-Powered Hub
MIC2536 Dual USB Power Distribution Switch Final Information General Description The MIC2536 is a cost-effective high-side power switch, with two independently controlled channels, optimized for buspowered
More informationAPPLICATION NOTE 655 Supervisor ICs Monitor Battery-Powered Equipment
Maxim > Design Support > Technical Documents > Application Notes > Automotive > APP 655 Maxim > Design Support > Technical Documents > Application Notes > Microprocessor Supervisor Circuits > APP 655 Keywords:
More informationAAT4625 PRODUCT DATASHEET. USB Single-Channel Power Switch. General Description. Features. Applications. Typical Application AAT4625 OUT
General Description The SmartSwitch is part of AnalogicTech s Application Specific Power MOSFET (ASPM ) product family. It is a 1.0A current limited P-channel MOSFET power switch designed for high-side
More informationInnoveda eproduct Designer. Interface Guide
Innoveda eproduct Designer Interface Guide Actel Corporation, Mountain View, CA 94043 2006 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579030-4 Release:
More informationTFX PC Power Specifications
TFX PC Power Specifications Model: HK340-71FP Consumer:Huntkey File NO: 试 产 Prepared by: Rex Checked by: Zhi Wu Approved by: Zhi Wu Issue date: 2010-03-29 REV:02 Model:HK340-71FP P/N:P15-3407100R Page
More informationBattery-Voltage. 16K (2K x 8) Parallel EEPROMs AT28BV16. Features. Description. Pin Configurations
Features 2.7 to 3.6V Supply Full Read and Write Operation Low Power Dissipation 8 ma Active Current 50 µa CMOS Standby Current Read Access Time - 250 ns Byte Write - 3 ms Direct Microprocessor Control
More informationOPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic
OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F4 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 30/05/2014-1 ATLCE - F4-2011
More informationMinimizing Single Event Upset Effects Using Synplicity
v3.0 9-2-98 Minimizing Single Event Upset Effects Using Synplicity Application Note This application note gives an overview of some single event upset (SEU) resistant design techniques and describes how
More informationUNISONIC TECHNOLOGIES CO., LTD LC1126 Preliminary LINEAR INTEGRATED CIRCUIT
UNISONIC TECHNOLOGIES CO., LTD LC1126 Preliminary LINEAR INTEGRATED CIRCUIT ULTRA LOW OUTPUT VOLTAGE LINEAR N-FET CONTROLLER DESCRIPTION The UTC LC1126 is an ultra low output voltage linear N-FET controller
More informationMicroTCA. Introduction of MicroTCA and Actel Solution. Overview of MicroTCA Specifications. General Overview. Application Note AC287
pplication Note 287 icrot Introduction of icrot and ctel Solution Telecommunications computing architecture (T) standards are defined by the PI Industrial omputer anufacturers Group (PIG ). dvancedt (T)
More informationDS21S07AE. SCSI Terminator
DS21S07A SCSI Terminator www.maxim-ic.com GENERAL DESCRIPTION Fast SCSI and Ultra SCSI require the use of active terminations at both ends of every cable segment in a SCSI system with single-ended drivers
More information8-bit Microcontroller with 16K Bytes In-System Programmable Flash. ATtiny87 ATtiny167 Automotive
Appendix A - ATtiny87/ATtiny167 Automotive Specification at 150 C This document contains information specific to devices operating at temperatures up to 150 C. Only deviations are covered in this appendix,
More information2-wire Serial EEPROMs AT24C128 AT24C256. Features. Description. Pin Configurations. 128K (16,384 x 8) 256K (32,768 x 8)
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V). (V CC =.V to 3.6V) Internally Organized 6,34 x and 32,76 x 2-wire Serial Interface Schmitt Trigger,
More informationAPPLICATION NOTE. AT11008: Migration from ATxmega16D4/32D4 Revision E to Revision I. Atmel AVR XMEGA. Introduction. Features
APPLICATION NOTE AT11008: Migration from ATxmega16D4/32D4 Revision E to Revision I Atmel AVR XMEGA Introduction This application note lists out the differences and changes between Revision E and Revision
More informationDIO V Current Limited Load Switch
Rev 1.0 DIO7527 Features Input voltage range: 2.7V to 5.5V 2A Maximum Load Current 70mΩ typical R DS(ON) 70μA quiescent current Under-Voltage Lockout High precision over current trigger point Open-drain
More informationEVALUATION KIT AVAILABLE 28V Linear Li+ Battery Charger with Smart Autoboot Assistant OFF
19-994; Rev 2; 3/8 EVALUATION KIT AVAILABLE 28V Linear Li+ Battery Charger with General Description The intelligent, stand-alone constant-current, constant-voltage (CCCV), thermally regulated linear charger
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LM3525 Single Port USB Power Switch and Over-Current Protection General
More informationDS2405. Addressable Switch PIN ASSIGNMENT
www.maxim-ic.com FEATURES Open-drain PIO pin is controlled by matching 64-bit, laser-engraved registration number associated with each device Logic level of open drain output can be determined over 1-Wire
More informationDS1821 Programmable Digital Thermostat and Thermometer
ma www.maxim-ic.com FEATURES Requires no external components Unique 1-Wire interface requires only one port pin for communication Operates over a -55 C to +125 C (-67 F to +257 F) temperature range Functions
More informationSmartFusion csoc: System Power Optimization Using Low Power Modes
Application Note AC364 SmartFusion csoc: System Power Optimization Using Low Power Modes Table of Contents Introduction................................................ 1 FPGA Power Consumption Overview...................................
More informationBoard Mounted. Power Converters. Digitally Controlled. Technical Paper 011 Presented at Digital Power Europe 2007
Digitally Controlled Board Mounted Power Converters Technical Paper 011 Presented at Digital Power Europe 2007 This paper addresses hardware designers of Information and Communication Technology equipment,
More informationATICE10... User Guide
ATICE10... User Guide Table of Contents Section 1 Introduction... 1-1 1.1 General Description...1-1 1.2 External Connections...1-2 1.3 Power System...1-2 1.4 Reset System...1-2 1.5 Trace Buffer...1-3
More informationTOP VIEW CLOCK GENERATOR A1 A2 GND CPU SPEED SELECT
Rev 0; 6/04 9-Bit I 2 C Nonvolatile General Description The is a 9-bit nonvolatile (NV) I/O expander with 64 bytes of NV user memory controlled by an I 2 C TM - compatible serial interface. The offers
More informationDIO5158 1A Lithium Ion Battery Charger IC
DIO5158 Rev 1.5 Features Complete Charge Management for Single Cell Lithium Battery On-chip Power MOSFET No external Blocking Diode or Current Sense Resistors Required Preset 4.2V Regulation Voltage with
More informationFPGA Configuration EEPROM Memory AT17C65 AT17LV65 AT17C128 AT17LV128 AT17C256 AT17LV256
Features EE Programmable 65,536 x 1-, 131,072 x 1-, and 262,144 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs) In-System Programmable via 2-wire
More informationDS2223/DS2224. EconoRAM FEATURES PACKAGE OUTLINE. PIN CONNECTIONS Pin 1 GND Ground Pin 2 DQ Data In/Out Pin 3 V CC Supply Pin 4 GND Ground
DS2223/DS2224 EconoRAM FEATURES Low cost, general purpose, 256 bit memory DS2223 has 256 bit SRAM DS2224 has 32 bit ROM, 224 bit SRAM Reduces control, address and data interface to a single pin PACKAGE
More informationFour-Channel Universal Analog Input Using the MAX11270
Four-Channel Universal Analog Input Using the MAX70 MAXREFDES5 Introduction The MAXREFDES5 is a four-channel universal analog input that measures voltage or current signals. Each channel can be configured
More informationEnabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP
Enabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP Jim Lipman, Sidense David New, Powervation 1 THE NEED FOR POWER MANAGEMENT SOLUTIONS WITH OTP MEMORY As electronic systems gain
More informationLow Voltage, 10-Bit Digital Temperature Sensor in 8-Lead MSOP AD7314
a FEATURES 10-Bit Temperature-to-Digital Converter 35 C to +85 C Operating Temperature Range 2 C Accuracy SPI and DSP Compatible Serial Interface Shutdown Mode Space-Saving MSOP Package APPLICATIONS Hard
More informationFeatures VDDA OUT1 ILIMIT CGATE1 FAULT#1 FAULT#2 ON1 ON2 MIC2596 OUT2 VDDL CGATE2 CTIMER1 CTIMER2 ILIMIT2 COL1 C5 COL2 VEE. System-Controlled Hot Swap
MIC2596/2597 Dual Channel Negative Voltage Hot Swap Controllers Final Information General Description The MIC2596 and MIC2597 are dual channel negative voltage hot swap controllers designed to facilitate
More informationFPGA Interfacing of HD44780 Based LCD Using Delayed Finite State Machine (FSM)
FPGA Interfacing of HD44780 Based LCD Using Delayed Finite State Machine (FSM) Edwin NC Mui Custom R & D Engineer Texco Enterprise Ptd. Ltd. {blackgrail2000@hotmail.com} Abstract This paper presents a
More informationT100MD PLC Installation Guide
T100MD-2424+ PLC Installation Guide LCD Display Module MCR 12 to 24V DC Power Supply for PLC Master Control Relay for Output. + - EEPROM Write-Protection when J2 at WP 14-pin LCD Display Port Two-wire
More information