Block Recycling Schemes and Their Cost-based Optimization in NAND Flash Memory Based Storage System

Size: px
Start display at page:

Download "Block Recycling Schemes and Their Cost-based Optimization in NAND Flash Memory Based Storage System"

Transcription

1 Block Recycling Schemes and Their Cost-based Otimization in NAND Flash Memory Based Storage System Jongmin Lee School of Comuter Science University of Seoul Sunghoon Kim Center for the Info. Security Tech. Korea University Hunki Kwon School of Comuter Science University of Seoul Choulseung Hyun School of Comuter Science University of Seoul Seongjun Ahn Software Laboratories Samsung lectronics Co. Jongmoo Choi Division of Information and CS Dankook University Donghee Lee * School of Comuter Science University of Seoul dhl_exress@uos.ac.kr Sam H. Noh School of Comuter and Information ngineering Hongik University Samhnoh@hongik.ac.kr ABSTRACT Flash memory has many merits such as light weight, shock resistance, and low ower consumtion, but also has limitations like the erase-before-write roerty. To overcome such limitations and to use it efficiently as storage media in mobile systems, Flash memory based storage systems require secial address maing software called the FTL (Flash-memory Translation Layer). Like cleaning in Log-structured file system (LFS), the FTL often erforms a oeration for block recycling and its efficiency affects the erformance of the storage system. To reduce the block recycling costs in NAND Flash memory based storage, we introduce another block recycling scheme that we call migration. Our cost-models and exerimental results show that cost-based selection of or migration for each block recycling can decrease block recycling costs and, therefore, imrove erformance of Flash memory based storage systems. Also, we derive the macroscoic otimal migration/ sequence minimizing block recycling costs for each migration/ combination eriod. * Corresonding Author ermission to make digital or hard coies of all or art of this work for ersonal or classroom use is granted without fee rovided that coies are not made or distributed for rofit or commercial advantage and that coies bear this notice and the full citation on the first age. To coy otherwise, or reublish, to ost on servers or to redistribute to lists, requires rior secific ermission and/or a fee. MSOFT 7, Setember 3-October 3, 27, Salzburg, Austria. Coyright 27 ACM /7/9...$5.. xerimental results show that the erformance of Flash memory based storage can be further imroved by the macroscoic otimization than the simle cost-based selection. Categories and Subject Descritors C.5.3 [Microcomuters]: ortable Devices; D.4.2 [Oerating System]: Storage Management Secondary storage General Terms Design, erformance, xerimentation Keywords Flash memory based storage system, oeration, migration oeration, FTL (Flash-memory Translation Layer) 1. INTRODUCTION Flash memory has been used as storage media in mobile devices such as cellular hones and DAs and is now to be used in ersonal comuters in the name of solid state disks (SSD). Flash memory has advantages over conventional magnetic disks in terms of weight, shock resistance, and ower consumtion. However, it also has some inherent limitations such as the erase-before-write requirement and different unit sizes for read/write and erase oerations. Therefore, secial address maing software called the Flashmemory Translation Layer (FTL) was introduced into Flash memory based storage systems to overcome these limitations [6]. The FTL is a software layer that emulates an array of logical sectors 174

2 over the Flash memory media by translating a logical sector address to a hysical data location on Flash memory. When a read request is given with a sector address, the FTL searches a ma to find the location of the sector data on Flash memory and, if the search is successful, it reads and delivers the sector data. In case of a write request, the FTL allocates a new emty sace for that sector and writes the sector data on it. It then modifies the maing information for the sector. Overall, the oerations of the FTL is similar to Log-structured file system (LFS) [16] in that it remas the sector location to a new area for each write request and sace need to be reclaimed via a sace recycling scheme [13]. Secifically, in NAND Flash memory, erase units called blocks need to be recycled and, henceforth, we call the sace recycling scheme in NAND Flash memory FTL as a block recycling scheme. This block recycling scheme in NAND Flash memory FTL is also often called a oeration because it collects sectors scattered on two or more blocks into a block and the other blocks are reclaimed. In this aer, we assume that the FTL uses the oeration for its recycling scheme. Like the LFS where its erformance deends on the efficiency of the sace recycling scheme, the block recycling efficiency of the FTL, secifically the efficiency, affects the erformance of Flash memory based storage systems. Moreover, its efficiency varies according to the data write attern as can be similarly observed with the LFS. If data were written sequentially, the oeration can reclaim a whole block with low cost and, conversely, for randomly or reeatedly written data the block reclaiming cost is quite exensive. Unfortunately, we can observe both sequential and reeated write atterns in file system requests and, thus, we need to find an efficient block recycling scheme for reeated write as well as for sequential write. To imrove block recycling efficiency for the reeated write attern, we introduce a new block recycling scheme, which we call the migration oeration. Secifically, the migration oeration can reduce the block recycling costs for reeated write atterns that forces the costly oeration to reclaim a block. Also, we resent cost models of the and the migration oerations that enable the FTL to select a low cost oeration between them when it comes to recycle a block. xeriments with the ostmark benchmark and embedded system workloads show that the costbased selection of migration or oeration reduces block recycling costs of FTL and, as a result, imroves the erformance of Flash memory based storage. During the exeriments, we found the existence of a macroscoic otimal migration/ sequence that minimizes block recycling costs for each migration/ combination eriod. xerimental results of the benchmark and the workloads show that the erformance of Flash memory based storage can be further imroved with the macroscoic otimization than the simle cost-based selection. This aer is organized as follows. In the next section, we describe characteristics of Flash memory and related works. In Section 3, we rovide basic knowledge regarding the block recycling scheme, secifically the oeration in FTL. In Section 4, we introduce the migration oeration and then derive the cost models of the migration and oerations. In Section 5, we resent a macroscoic otimization that minimizes block recycling costs for each migration/ combination eriod. Section 6 resents the exerimental results of the cost-based selection and the macroscoic otimization, and finally we conclude this aer in Section FLASH MMORY CHARACTRISTICS AND RLATD WORKS NAND Flash memory has unique characteristics as follows. NAND Flash memory consists of the same size blocks, each of which in turn consists of the same size ages. The block size and the age size are tyically 16 to 256 KB and.5 to 4 KB, resectively. Read/write data from/to NAND Flash memory is erformed in age units. SLC (Single Level Cell) Flash memory tyically takes 25 μs for age read and 3 μs for age write, resectively, while for MLC (Multi Level Cell) Flash memory it takes considerably longer for both age read and age write oerations. Data in Flash memory, once written to a age, cannot be udated in lace. This means that to udate a age without an FTL the block containing the age must be erased and that all ages in the block must be written again along with the new data. Such an erase oeration is erformed in block units and tyically takes 2 ms in SLC Flash memory and 1.5 ms in MLC Flash memory, resectively [1, 2]. According to their maing unit, tyical FTLs can be divided into two categories, a age maing FTL and a block maing FTL. A age maing FTL calculates a logical age number with a requested sector number and then translates the logical age number to a hysical location (a age in a block) through a ma. In case of block maing FTL, a hysical block has a fixed number of sectors in ordered manner on its ages. When a sector read/write request is given, a block maing FTL calculates a logical block number by dividing the requested sector number with the number of sectors in a block and then translates the logical block number to a hysical block number through a ma [4, 1, 14]. Then, the FTL can easily find a sector location within the hysical block because sectors are stored at that block tyically in ascending order. age maing FTLs have been used in low-caacity NOR Flash memory cards while block maing FTLs have been used in most high-caacity NAND Flash memory cards [3, 5] because the ma size for block maing is much smaller than for age maing. As mentioned earlier, erformance of a age maing FTL deends on sace recycling efficiency just as the erformance of LFS deends on cleaning efficiency [13]. Also, as erformances of LFS and LFSlike Flash memory file systems such as JFFS [17] and YAFFS [7] have been imroved by searating hot and cold data, sace recycling efficiency of a age maing FTL could be imroved by searating hot and cold data [8, 9]. Block maing FTLs have some advantages in that the ma size is small and overall oeration is simle. Also, HW/SW co-design of frequent oerations can boost the erformance of an FTL as we can see in solid state disks. However, the erformance of a block maing FTL is degraded in case of random and reeated write atterns. To overcome this roblem, Kang et al. roosed a hybrid scheme in which a maing unit is a suer block (a grou of logically adjacent blocks) while age maing is used inside a suer block [12]. Also, Lee et al. roosed another hybrid aroach called FAST (Fully Associative Sector Translation) [15], where the sector maing (similar to age maing) was introduced restrictively to the write buffer area (Log blocks described in Section 3) while the maing unit for the data area is still in blocks. xerimental results of the FAST scheme show that the comlementary sector maing is helful in imroving the erformance of Flash memory storage, secifically, in case of random and reeated write atterns. However, these hybrid schemes require additional imlementations of age maing features and garbage collection mechanisms for 175

3 age maing areas aside from the original block maing FTL. In contrast, the migration oeration roosed in this aer can be imlemented with minor modifications of the original oeration, but the imrovement in erformance is limited to reeated write atterns only. ventually, the FTL designers will have to choose between the hybrid schemes or our aroach to imrove erformance of non-sequential write atterns based on the given resources and erformance requirements, 3. FLASH-MMORY TRANSLATION LAYR AND MRG ORATION As mentioned earlier, an FTL makes Flash memory aear to the uer file system layer like a virtual block device. For this urose, the FTL creates virtual sectors on Flash memory and manages them so that they seem to be udated in lace. Also, the FTL reclaims blocks with a block recycling scheme when it needs free sace for virtual sector udates. Before we introduce the new block recycling scheme that we call migration, we will exlain an existing bock recycling scheme called the oeration. In exlaining these FTL oerations, we assume that the FTL uses a block maing scheme in translating the logical address to a hysical address. Though the commercial FTL used in our exeriments has sohisticated features such as multi-level maing, wear-leveling, and other erformance and reliability enhancement schemes, those features do not conflict with the fundamentals of the block recycling schemes and the cost functions described in this aer. As existing data in a Flash memory block cannot be udated in lace, FTL redirects a sector write request to an unused age in a temorary block which we call henceforth a log block. In Fig. 1(b), reeated write requests to sectors 8 and 9 are redirected to ages in a log block. Subsequent write requests will eventually consume all ages in the log block. Then, a oeration will need to be erformed to reclaim a log block to service subsequent write requests. A oeration is comosed of erasing a new emty log block and coying all valid sectors from either the old log block or the old data block to the new emty log block (Fig. 1(c)). In the examle in Fig. 1(c), after coying all sectors, the new log block becomes the data block for sectors 8~11 and both the old data block and the old log block become free log blocks that will be used for subsequent write requests or later oerations. Last of all, the relevant ma is udated to reflect the new status of the data and log blocks. If all sectors 8~11 are written sequentially in the log block, an otimized form of the oeration, sometimes called the switch, is ossible. For switch, the FTL, without erasing a new log block and the coying of ages, simly udates the ma to designate the log block as the new data block for sectors 8~11, and the old data block for those sectors is designated a free log block. With this otimization, block recycling costs for sequential write atterns become much lower than those for random or reeated write atterns that require the full rocedure of erasing a block and coying all ages as deicted in Fig. 1. By the way, we can easily observe not only sequential write atterns, but also reeated such atterns from the uer layer file system. In Fig. 2, we see a mixture of two tyes of write requests, sequential write of file data and reeated udate of metadata such as FAT and directories. We think that these mixed write atterns are common in many file systems and that an otimization is also needed for this reeated write besides the already efficient sequential write. Sector number Figure 1. Merge oeration in FTL NIKON Trace Access attern (Write) Write command Figure 2. Write attern of a FAT file system running on Flash memory based storage of a Nikon camera 4. MIGRATION ORATION AND COST MODLS This section describes the new block recycling scheme for reeated write atterns that we refer to as the migration oeration. Also, we derive the cost models for the and migration oerations that are used by the FTL to select the more cost effective method when reclaiming a block. If writes to some sectors are reeatedly requested, then those sectors will be redirected to a log block until all ages in the log block are consumed. When all the ages have been used, as we know, a oeration must be erformed to generate a free block and, after the, all ages in the new free block can be used again 176

4 for subsequent write requests. Observe in Fig. 3(b), that only two ages are written reeatedly in the log block. When a relatively small number of ages are written reeatedly in a log bock, we have an oortunity to aly a migration oeration and eventually, to reduce block recycling costs. Unlike the oeration that erases a new log block and coies all ages from the old data block and/or the old log block, the migration oeration erases a new log block and coies only the valid ages, two ages in Fig. 3(b), from the old log block to the new log block. The old log block, then, becomes a free block, while the new log block becomes a write buffering area for sectors 8~11 to which all incoming write requests for those sectors will be redirected. for MLC Flash memory chis, this would be done via two oerations, that is, a age read and a subsequent age write. To calculate the cost er available age, let us begin from when the oeration has finished in Fig. 1(c) and a write request for sector 8 follows it. To service the write request, the FTL allocates and erases an emty log block with cost C. Then, all subsequent write requests are redirected to one of the N ages in the newly allocated log block. Later when all the ages are consumed, a oeration is erformed by erasing a new log block with cost C and coying all N ages from either the old data block or from the old log block with cost N C. Then, the relevant ma is udated and a eriod of block life cycle (interval between successive oerations) ends. If a write request for sector 8~11 follows, then a new eriod of block life cycle begins again and the FTL will allocate an emty log block to serve that request. In total, the FTL ays cost, C, to acquire N available ages for each eriod. Summing u, we can define cost as 2C + N C and its benefit as N (available ages in the new log block) for each eriod. Hence, the cost er available age, W, is as follows; C 2C + N C W N N To calculate migration cost er available age, let us again begin from when the migration oeration has comleted in Fig. 3(c) and a write request for sector 8 follows it. To service the write request, the FTL redirects the write request to one of N - unused ages in the log block. After N - write requests are served with that log block, either a migration or a oeration should be erformed. Let us assume that a migration oeration is referred. Then it will erase a new log block with cost C and coy valid ages from the old log block to the new log block with cost C. In total, FTL ays migration cost, C mig, to acquire N - available ages for each eriod, where the migration cost, C mig, is C +C. Hence, the migration cost er available age, W mig, is as follows. W mig C + C N Figure 3. Migration oeration Assume that the number of ages in a block is N and the number of valid unique ages in the old log block is (2 in Fig. 3(b)). Then, the migration oeration coies ages from the old log block to a new log block and, as a result, N - ages are available in the new log block after migration. Generally, the oeration ays a high rice, but roduces all N ages available in the new log block, while the migration oeration ays a lower rice, but roduces a relatively small number of ages that are available in the new log block. Therefore, a cost-benefit analysis is required about which oeration is more cost-efficient for each block recycling. To identify the more cost-efficient oeration between the migration and oerations, we derive cost-er-benefit models for both oerations. Let us assume that C is the block erase cost (or time) and C is the age coy cost (or time) from a block to another. Many contemorary SLC Flash memory chis rovide a coyback oeration, which coies a age from a block to another through an internal buffer in the Flash memory chi. For those chis, a age coy could be done with a single coyback oeration. Otherwise, as These cost models for migration and oerations do not consider the ma udate cost because it is almost identical for both oerations and makes u only a small ortion in the total block recycling cost. For examle, our FTL is highly otimized to gather in a single ma age all information that is to be modified during block recycling and, thus, it writes a single ma age after block recycling. With the cost models, an FTL can select a cost-effective oeration for each block recycling. Note that the migration cost for an available age, W mig, varies according to, the number of coied ages during migration. At a certain value of, W mig becomes equal to W and we call it the equilibrium. The existence of an equilibrium suggests that the migration oeration be referred when is smaller than equilibrium and vice versa. 2C + N N C N equilibrium 2 C + C N 177

5 5. MACROSCOIC OTIMAL MIGRATION/MRG SQUNC We imlemented the cost-based selection between and migration oerations and measured the erformance with the ostmark benchmark. However, the erformance imrovements were much lower than we exected as will be shown later in Section 6. Also, better erformance was observed by alying a oeration even when was much smaller than the equilibrium. These observations lead us to recognize the existence of a macroscoic otimal migration/ sequence that minimizes block recycling costs for each migration/ combination eriod. requests with those ages. Again if all ages in the log block are consumed, the FTL erforms the second migration oeration and roduces N - 2 ages available in the new log block. Similarly, migration oerations are erformed a total of n times and finally, a oeration follows to end the macroscoic eriod. After the oeration, all N ages are available in the new log block and another overall macroscoic migration/ sequence begins. Now we define the macroscoic otimization as finding an otimal migration/ sequence minimizing total block recycling costs for the macroscoic eriod. Secifically, when function n is given, the macroscoic otimization is identifying how many times the migration oerations should be alied before the concluding oeration by which the total block recycling cost becomes minimal. 7 Number of coied ages Number of successive migration oerations Figure 4. Number of coied ages during migration oeration Before we introduce the macroscoic otimization, we need to define n, a function for value. Assume that a new eriod begins after a migration that coied ages from an old log block to a new log block. In the next eriod, if only ages that already reside in the log block are written again, then the next migration will still coy ages. On the other hand, if a write request for a new sector that does not exist in the log block arrives and is written to the log block, then the next migration will coy +1 ages. In every case, the number of coied ages never decreases until a oeration is erformed; in fact, also it often increase as new sectors enter the log block. To confirm this analysis, we observed with the ostmark benchmark the number of coied ages of a block containing FAT and root directory sectors. The results, deicted in Fig. 4, show that the number of coied ages during migration increases almost linearly for successive migrations. This suggests a non-decreasing function n with an increasing rate α, where n is the number of successive migrations since an originating oeration. Let us now assume that a macroscoic eriod begins right after a oeration and it ends by n erforming α n another oeration. Also, we assume that migration oerations are alied n times until the ending oeration. Then, the objective becomes finding the n value such that the sequence minimizes the total block recycling costs for the macroscoic eriod, as described below. Let us now elaborate using Fig. 5. In Fig. 5, N ages are available in a log block at the beginning of the macroscoic eriod. If all N ages are consumed, the FTL erforms a migration oeration that coies 1 ages. This first migration roduces N - 1 ages available in the new log block, and now the FTL can serve N - 1 write Figure 5. Migration/ sequence To figure out the otimal number of migration oerations, we need to change some cost functions. With given n, C mig n, the n th migration cost, can be defined as follows (see Fig. 3). n mig C C + C α n C + C n After the (n-1) th migration, N - n-1 ages are available in the new log block and d n refers to the number of available ages after the (n- 1) th migration. d n Now we can define W(n), the migration/ cost er an available age, for T n, a macroscoic eriod of migration/ sequence, as follows; W ( n) n k 1 C k mig n+ 1 k 1 As the macroscoic otimization of migration/ sequence is finding n that minimizes W(n), we differentiate W(n) to roduce W (n) and solve for n that makes W (n ) C + C 2 2 W'( n) 1 In order to differentiate, we assume that n and n are real. N n 1 N α( n 1), n > 1 + C d k 2 N α n + α C 2 α C n α n + N 2 ( C N + C ) α C α n α n + N α n + N C n + C 1 α n + N 2 N + α C N C N C 178

6 n 2 2 ( C N + C ) α ± ( C N + C ) α ( C + C N ) α ( C N α + α C + 2 N C 2 N C ) ( C + C N ) α This solution means that, when α is given, we can minimize the block recycling cost of a macroscoic eriod by erforming migration oerations n times and then, subsequently erform a oeration. 6. XRIMNTAL RSULTS OF MIGRATION/MRG SQUNC We imlemented the migration oeration by simly modifying the existing oeration in our FTL that has been used commercially for M3 layers and camcorders. As a result, the FTL could select a cheaer oeration between migration and for each block recycling. Also, the macroscoic otimization was imlemented by estimating the increasing rate α of each log block with accumulated history of. With the increasing rate α, the FTL calculates on-line the otimal number of migrations before a for each log block. In our exeriments, a benchmark or a workload-generating rogram runs on an MS-DOS FAT comatible file system and again the file system runs on our FTL. In turn, the FTL runs on a Flash memory emulator. The Flash memory emulator mimics the oerations of Flash memory chis and also has an additional feature to calculate the elased time of Flash memory oerations using time information rovided in Flash memory chi datasheets. As we are interested in suorting high-caacity MLC Flash memory chis, tyical Flash memory oeration times secified in an MLC Flash memory datasheet were used in the exeriments (Table 1). However, because the emulator ignores many chores encountered in real systems, the elased time of the emulator may differ from that of real systems. To validate the elased time of the Flash memory emulator, we comared it with a measured elased time of a real embedded board that has a 2 Mhz S3C241 (ARM92T core) rocessor and a 128 Mbyte NAND Flash memory chi. 2 As the elased time of the real board includes both Flash memory oeration times and code execution times of test alications, the file system, and the FTL, we exected that the elased time of the real board would be larger than that of the emulator. Indeed, file read time of the board was greater than the emulator time as shown in Fig. 6. Surrisingly, however, file write time of the board exactly matched the emulator time. The reason was that actual age read time of the Flash memory chi was closely matched with that secified in the datasheet, but actual age write and block erase times were much smaller than those secified in the datasheet. As a result, in case of the file write test, the real board consumed less time for Flash memory oerations than the emulator, but consumed additional time for code execution. These effects comensated for each other to generate almost the same file write time as shown in Fig. 6. From these observations, we can conclude that the emulator roduces very realistic results for write oerations, but underestimates for read oerations. 2 The Flash memory emulator used Flash memory oeration times secified in the datasheet excet for the bus transfer time, which was measured in a real board and used in the emulator. lased Time (sec) Table 1. Tyical Flash memory oeration times [1] Flash memory oeration xecution time (ms) age read (2112 bytes).113 age write (2112 bytes) 1.13 age coy (2112 bytes) Block erase 1.5.5M 1M 1.5M 2M 2.5M 3M 3.5M 4M File size Write (Board) Write (mulator) Read (Board) Read (mulator) Figure 6. lased time comarisons of emulator and real board In the exeriments, we used two test rograms, the ostmark benchmark and embedded system workloads that had been used by Gal and Toledo [11]. With these test rograms, we exerimented with the following four schemes, that is, 1) only for block recycling, 2) cost-based selection between the migration or the oerations, 3) cost-based selection with eriodic, and 4) macroscoic otimization. In resenting the exerimental results, these four schemes will be denoted as -only, +migration, +migration (eriodic ), and +migration (otimization), resectively. For the third scheme, the FTL counts the number of consecutive migration oerations and if the count exceeds a redefined limit value, N /2 in our exeriments, then it alies a oeration even though the cost model recommends erforming a migration oeration. In other words, the +migration (eriodic ) is a blind version of +migration (otimization) because the former does not estimate the otimal number of migrations before, but simly guesses it. Like the LFS, the erformance of a age maing FTL deends on the remaining free sace. Also, the erformance of the FAST scheme, which adots sector maing in log blocks, varies according to the number of log blocks. However, the erformance of a block maing FTL is not directly related to the number of log blocks excet for when the number of log blocks is extremely small. In our exeriments, only eight blocks were used as log blocks comared to the thousands of data blocks, and the erformance was insensitive to the number of log blocks in this range. 179

7 6.1 xeriments with ostmark benchmark The ostmark benchmark allows us to generate various workloads by setting arameters for behavior of transactions, number of transactions, numbers of files/directories to be created/deleted, file size, etc. We set those arameters to generate two different workloads that we will denote as directory/small file workload and large file workload in our exeriments. In the former workload, the ostmark benchmark executes transactions that create/delete 5 directories and files of 512 bytes. In the latter workload, it executes transactions that create/delete 1 Mbytes files. Flash Memory Oerations lased Time (sec) only +migration +migration(eriodic ) +migration(otimization) Number of Transactions Figure 7. lased times of Flash memory oerations under directory/small file workload of ostmark benchmark Fig. 7 shows that +migration imroves erformance about 5% over original -only scheme. Also, +migration (eriodic ) and +migration (otimization) imrove erformance u to 26~27% over only scheme. In +migration scheme, the FTL executes the migration oeration when was smaller than 64 (N /2), the equilibrium ; otherwise it executes the oeration for block recycling. However, +migration (otimization) referred to migration even when was much smaller than 64. For examle, in the ostmark benchmark, the increasing rate α of a log block for FAT and directory sectors was estimated to.1 and n to 49, resectively, and the total block recycling costs became minimal by alying successively migration oerations 49 times and then alying a oeration and, at that time,, the number of coied ages during migration, was about 5. To investigate the benefits of the migration/ sequence in detail, we analyzed the costs er available age of the only scheme, W, and the migration/ sequence, W(n) where n is the number of successive migration oerations before ( α.1). In Fig. 8, W(n) lunges down as migration oerations are alied for several times since the originating oeration. It then becomes minimal when n is 49 and then increases slightly as n increases beyond the minimal oint. At the minimal oint, the migration/ sequence cost is only 5% of the -only scheme for an available age. Mig/ cost er available age W W( n) Number of successive migrations (n) Figure 8. Cost er available age when α.1 W reresents cost-er-age of -only scheme and W(n) reresents cost-er-age of migration/ sequence when migrations are erformed successively n times before a oeration is alied. In our exeriments, the +migration (otimization) calculates the otimal number of consecutive migrations on-line by estimating the increasing rate α while the +migration (eriodic ) fixes it with a redefined eriod value, N /2. In Fig. 7, surrisingly, the erformance of +migration (eriodic ) is only a little better than +migration (otimization). We had chosen the eriod value, 64 (N /2), arbitrarily, but further investigation showed that the chosen value was almost the off-line otimal for that workload. Fig. 9 shows the erformance of +migration (eriodic ) for various eriod values from 2 to 12. In the figure, we observe that the off-line otimal erformance of migration/ sequence is around the eriod value 64 and it is better than that of the on-line +migration (otimization). However, the otimal eriod value may differ from workload to workload and the +migration (eriodic ) scheme would generally be blind to the workload characteristics. In Section 6.2, indeed, you can find that the blind +migration (eriodic ) erforms worse than the workload adative +migration (otimization) for the embedded system workloads in which the redefined eriod value is not otimal any more. However, we should note that the +migration (eriodic ) scheme can be an alternative to +migration (otimization) if we already know the workload characteristics or if we want a tradeoff between imlementation overhead and erformance. 18

8 Flash Memory Oerations lased Time (sec) eriod Figure 9. lased times of +migration (eriodic ) scheme for various eriod values Fig. 1 shows the erformance of the four schemes under large file workload of the ostmark benchmark. Under the large file workload, three schemes including migration erformed better than the -only scheme, but the erformance imrovement rates were somewhat smaller than those under the directory/small file workload. This is because most write activity of large file workload is sequential and that is not the target of the migration oeration. However, some metadata such as FAT and directories are reeatedly modified while file data are sequentially written and the migration oeration imroves erformance for those reeated udates of metadata as can be observed in Fig. 1. Flash Memory Oerations lased Time (sec) only +migration +migration(eriodic ) +migration(otimization) Number of Transactions Figure 1. lased times of Flash memory oerations under large file workload of ostmark benchmark 6.2 xeriments with embedded system workloads mbedded system workloads are a collection of Flash memory references of three different embedded devices such as a fax, a cellular hone, and an event recorder. Fig. 11 shows the erformance of the four schemes under these workloads. In the figure, all workloads show a similar attern in that erformance increases more in the order of -only, +migration, +migration (eriodic ), and +migration (otimization) excet for the one case with the event recorder where -only erforms better than +migration. Secifically, +migration (otimization) increases erformance u to 5% over the -only scheme under the fax workload, 22% under the cellular hone workload, and 14% under the event recorder workload, resectively. Flash Memory Oerations lased Time (sec) only +migration +migration(eriodic ) +migration(otimization) Fax Cellular hone vent Recorder Workloads Figure 11. lased times of Flash memory oerations for the embedded system workloads Under the event recorder workload, +migration erformed slightly worse than -only, and we investigated the reason behind this. Before the exeriments, we formatted the file system and all the FAT sectors were written during the format. As a result, the log block for FAT sectors had already almost N /2 unique ages before the exeriments. As the event recorder workload modifies only a small set of data reeatedly, only a few ages in the log block were reeatedly udated, but each migration coied almost N /2 ages all the time and roduced N /2 available ages in the new log block. As only half of the ages are available in the new log block, block recycling incurred so frequently as to increase the burden of ma udates and, as a matter of course, this is the worst case encountered by the +migration scheme. If a oeration was executed just once after the format, however, reetition of this worst case migration could be avoided. With the oeration, the FTL would flush the already halffull log block and roduce a whole-emty new log block. Thereafter then, each migration would coy only a small number of ages modified since the. In this case, the coy overhead and block recycling frequency would be much smaller than the revious case. This examle exlains why the +migration (eriodic ) and the +migration (otimization), which occasionally flush cold ages from log blocks with the oeration, show better erformance than the +migration scheme that does not. Also, under the embedded system workloads, the +migration (otimization) erforms better than the +migration (eriodic ) because the former alies the oeration at the best time determined via best-effort, while the latter does it 181

9 in a blind manner. These exerimental results strongly suggest that a oeration be alied among successive migrations to flush cold ages from log blocks, secifically when the workloads change. 7. CONCLUSION As Flash memory has some inherent limitations, Flash memory based storage requires a software layer called the FTL that redirects modified data to a new location on Flash memory and recycles blocks with the so-called oeration. In this aer, aside from the existing oeration, we introduced another block recycling scheme that we call migration. xeriments with the ostmark benchmark and embedded system workloads show that a cost-based selection of migration or oeration for each block recycling can reduce block recycling costs and therefore imrove the erformance of Flash memory based storage systems. Also, reliminary exeriments suggested the existence of an otimal migration/ sequence minimizing block recycling costs and, indeed, exeriments with various workloads show that macroscoic otimization delivers much better erformance than the simle cost-based selection. Finally, it should be noted that, as the macroscoic otimization suggests analytically, a eriodic flushing of log blocks, that is, executing a oeration among successive migration oerations, is needed when combination of migration and is used for block recycling. In the future, we will investigate whether our scheme has a beneficial effect on other file systems such as the Linux xt3 file system. 8. ACKNOWLDGMNTS This work was artly suorted by the IT R&D rogram of MIC/IITA [26-S-4-1, Develoment of Flash Memory-based mbedded Multimedia Software]] and suorted in art by grant No. R from the Basic Research rogram of the Korea Science & ngineering Foundation. We would also like to thank rof. Sang Lyul Min of the Seoul National University for roviding us with the Nikon Camera trace and other valuable advise. 9. RFRNCS [1] 1G x 8Bit / 2G x 8Bit NAND Flash memory (K9L8G8UM) Data Sheets, Samsung lectronics, Co., 25. [2] 512M x 8Bit / 256M x 16Bit NAND Flash Memory (K9K4GxxxM) Data Sheets, Samsung lectronics, Co., 23. [3] CF+ and ComactFlash Secification Revision 3., ComactFlash Association, 24. [4] Flash-Memory translation layer for NAND flash (NFTL), M-Systems. [5] The MultiMediaCard System Summary, MMCA Technical Committee, 25. [6] Understanding the Flash Translation Layer (FTL) Secification, Intel Cororation, [7] YAFFS (Yet Another Flash File System) Secification Version.3, htt:// 22. [8] Chiang, M.-L., Lee,.C.H. and Chang, R.-C. Using Data Clustering to Imrove Cleaning erformance for Flash Memory. Software: ractice and xerience, 29 (3) [9] Chiang, M.-L., Lee,.C.H. and Chang, R.C., Managing Flash Memory in ersonal Communication Devices. in roceedings of the 1997 International Symosium on Consumer lectronics (ISC'97), (1997), [1] Gal,. and Toledo, S. Algorithms and Data Structures for Flash Memories. ACM Comuting Surveys, 37 (2) [11] Gal,. and Toledo, S., A Transactional Flash File System for Microcontrollers. in USNIX Annual Technical Conference, (25), [12] Kang, J.-U., Jo, H., Kim, J.-S. and Lee, J., A Suerblockbased Flash Translation Layer for NAND Flash Memory. in roceedings of the 6th ACM & I International conference on mbedded software, (Seoul, 26), [13] Kawaguchi, A., Nishioka, S. and Motoda, H., A Flash- Memory Based File System. in roceedings of the Winter 1995 USNIX Technical Conference, (1995), [14] Kim, J., Kim, J.M., Noh, S.H., Min, S.L. and Cho, Y. A Sace-efficient Flash Translation Layer for ComactFlash Systems. I Transactions on Consumer lectronics, 28 (2) [15] Lee, S.-W., ark, D.-J., Chung, T.-S., Lee, D.-H., ark, S. and Song, H.-J. A Log Buffer based Flash Translation Layer using Fully Associative Sector Translation. ACM Transactions on mbedded Comuting Systems, 6 (1). [16] Rosenblum, M. and Ousterhout, J.K. The Design and Imlementation of a Log-Structured File System. ACM Transactions on Comuter Systems, 1 (1) [17] Woodhouse, D. JFFS: The Journaling Flash File System Ottawa Linux Symosium,

An Efficient Coding Method for Coding Region-of-Interest Locations in AVS2

An Efficient Coding Method for Coding Region-of-Interest Locations in AVS2 An Efficient Coding Method for Coding Region-of-Interest Locations in AVS2 Mingliang Chen 1, Weiyao Lin 1*, Xiaozhen Zheng 2 1 Deartment of Electronic Engineering, Shanghai Jiao Tong University, China

More information

Shuigeng Zhou. May 18, 2016 School of Computer Science Fudan University

Shuigeng Zhou. May 18, 2016 School of Computer Science Fudan University Query Processing Shuigeng Zhou May 18, 2016 School of Comuter Science Fudan University Overview Outline Measures of Query Cost Selection Oeration Sorting Join Oeration Other Oerations Evaluation of Exressions

More information

Page Mapping Scheme to Support Secure File Deletion for NANDbased Block Devices

Page Mapping Scheme to Support Secure File Deletion for NANDbased Block Devices Page Mapping Scheme to Support Secure File Deletion for NANDbased Block Devices Ilhoon Shin Seoul National University of Science & Technology ilhoon.shin@snut.ac.kr Abstract As the amount of digitized

More information

AUTOMATIC GENERATION OF HIGH THROUGHPUT ENERGY EFFICIENT STREAMING ARCHITECTURES FOR ARBITRARY FIXED PERMUTATIONS. Ren Chen and Viktor K.

AUTOMATIC GENERATION OF HIGH THROUGHPUT ENERGY EFFICIENT STREAMING ARCHITECTURES FOR ARBITRARY FIXED PERMUTATIONS. Ren Chen and Viktor K. inuts er clock cycle Streaming ermutation oututs er clock cycle AUTOMATIC GENERATION OF HIGH THROUGHPUT ENERGY EFFICIENT STREAMING ARCHITECTURES FOR ARBITRARY FIXED PERMUTATIONS Ren Chen and Viktor K.

More information

Storage Architecture and Software Support for SLC/MLC Combined Flash Memory

Storage Architecture and Software Support for SLC/MLC Combined Flash Memory Storage Architecture and Software Support for SLC/MLC Combined Flash Memory Soojun Im and Dongkun Shin Sungkyunkwan University Suwon, Korea {lang33, dongkun}@skku.edu ABSTRACT We propose a novel flash

More information

10 File System Mass Storage Structure Mass Storage Systems Mass Storage Structure Mass Storage Structure FILE SYSTEM 1

10 File System Mass Storage Structure Mass Storage Systems Mass Storage Structure Mass Storage Structure FILE SYSTEM 1 10 File System 1 We will examine this chater in three subtitles: Mass Storage Systems OERATING SYSTEMS FILE SYSTEM 1 File System Interface File System Imlementation 10.1.1 Mass Storage Structure 3 2 10.1

More information

Efficient Processing of Top-k Dominating Queries on Multi-Dimensional Data

Efficient Processing of Top-k Dominating Queries on Multi-Dimensional Data Efficient Processing of To-k Dominating Queries on Multi-Dimensional Data Man Lung Yiu Deartment of Comuter Science Aalborg University DK-922 Aalborg, Denmark mly@cs.aau.dk Nikos Mamoulis Deartment of

More information

IMS Network Deployment Cost Optimization Based on Flow-Based Traffic Model

IMS Network Deployment Cost Optimization Based on Flow-Based Traffic Model IMS Network Deloyment Cost Otimization Based on Flow-Based Traffic Model Jie Xiao, Changcheng Huang and James Yan Deartment of Systems and Comuter Engineering, Carleton University, Ottawa, Canada {jiexiao,

More information

Extracting Optimal Paths from Roadmaps for Motion Planning

Extracting Optimal Paths from Roadmaps for Motion Planning Extracting Otimal Paths from Roadmas for Motion Planning Jinsuck Kim Roger A. Pearce Nancy M. Amato Deartment of Comuter Science Texas A&M University College Station, TX 843 jinsuckk,ra231,amato @cs.tamu.edu

More information

A New and Efficient Algorithm-Based Fault Tolerance Scheme for A Million Way Parallelism

A New and Efficient Algorithm-Based Fault Tolerance Scheme for A Million Way Parallelism A New and Efficient Algorithm-Based Fault Tolerance Scheme for A Million Way Parallelism Erlin Yao, Mingyu Chen, Rui Wang, Wenli Zhang, Guangming Tan Key Laboratory of Comuter System and Architecture Institute

More information

Texture Mapping with Vector Graphics: A Nested Mipmapping Solution

Texture Mapping with Vector Graphics: A Nested Mipmapping Solution Texture Maing with Vector Grahics: A Nested Mimaing Solution Wei Zhang Yonggao Yang Song Xing Det. of Comuter Science Det. of Comuter Science Det. of Information Systems Prairie View A&M University Prairie

More information

System Software for Flash Memory: A Survey

System Software for Flash Memory: A Survey System Software for Flash Memory: A Survey Tae-Sun Chung 1, Dong-Joo Park 2, Sangwon Park 3, Dong-Ho Lee 4, Sang-Won Lee 5, and Ha-Joo Song 6 1 College of Information Technoloty, Ajou University, Korea

More information

LAST: Locality-Aware Sector Translation for NAND Flash Memory-Based Storage Systems

LAST: Locality-Aware Sector Translation for NAND Flash Memory-Based Storage Systems : Locality-Aware Sector Translation for NAND Flash Memory-Based Storage Systems Sungjin Lee, Dongkun Shin, Young-Jin Kim and Jihong Kim School of Information and Communication Engineering, Sungkyunkwan

More information

Mitigating the Impact of Decompression Latency in L1 Compressed Data Caches via Prefetching

Mitigating the Impact of Decompression Latency in L1 Compressed Data Caches via Prefetching Mitigating the Imact of Decomression Latency in L1 Comressed Data Caches via Prefetching by Sean Rea A thesis resented to Lakehead University in artial fulfillment of the requirement for the degree of

More information

22. Swaping: Policies

22. Swaping: Policies 22. Swaing: Policies Oerating System: Three Easy Pieces 1 Beyond Physical Memory: Policies Memory ressure forces the OS to start aging out ages to make room for actively-used ages. Deciding which age to

More information

Collective communication: theory, practice, and experience

Collective communication: theory, practice, and experience CONCURRENCY AND COMPUTATION: PRACTICE AND EXPERIENCE Concurrency Comutat.: Pract. Exer. 2007; 19:1749 1783 Published online 5 July 2007 in Wiley InterScience (www.interscience.wiley.com)..1206 Collective

More information

A DEA-bases Approach for Multi-objective Design of Attribute Acceptance Sampling Plans

A DEA-bases Approach for Multi-objective Design of Attribute Acceptance Sampling Plans Available online at htt://ijdea.srbiau.ac.ir Int. J. Data Enveloment Analysis (ISSN 2345-458X) Vol.5, No.2, Year 2017 Article ID IJDEA-00422, 12 ages Research Article International Journal of Data Enveloment

More information

Optimizing Dynamic Memory Management!

Optimizing Dynamic Memory Management! Otimizing Dynamic Memory Management! 1 Goals of this Lecture! Hel you learn about:" Details of K&R hea mgr" Hea mgr otimizations related to Assignment #6" Faster free() via doubly-linked list, redundant

More information

Collective Communication: Theory, Practice, and Experience. FLAME Working Note #22

Collective Communication: Theory, Practice, and Experience. FLAME Working Note #22 Collective Communication: Theory, Practice, and Exerience FLAME Working Note # Ernie Chan Marcel Heimlich Avi Purkayastha Robert van de Geijn Setember, 6 Abstract We discuss the design and high-erformance

More information

A Model-Adaptable MOSFET Parameter Extraction System

A Model-Adaptable MOSFET Parameter Extraction System A Model-Adatable MOSFET Parameter Extraction System Masaki Kondo Hidetoshi Onodera Keikichi Tamaru Deartment of Electronics Faculty of Engineering, Kyoto University Kyoto 66-1, JAPAN Tel: +81-7-73-313

More information

SPITFIRE: Scalable Parallel Algorithms for Test Set Partitioned Fault Simulation

SPITFIRE: Scalable Parallel Algorithms for Test Set Partitioned Fault Simulation To aear in IEEE VLSI Test Symosium, 1997 SITFIRE: Scalable arallel Algorithms for Test Set artitioned Fault Simulation Dili Krishnaswamy y Elizabeth M. Rudnick y Janak H. atel y rithviraj Banerjee z y

More information

Directed File Transfer Scheduling

Directed File Transfer Scheduling Directed File Transfer Scheduling Weizhen Mao Deartment of Comuter Science The College of William and Mary Williamsburg, Virginia 387-8795 wm@cs.wm.edu Abstract The file transfer scheduling roblem was

More information

Efficient Parallel Hierarchical Clustering

Efficient Parallel Hierarchical Clustering Efficient Parallel Hierarchical Clustering Manoranjan Dash 1,SimonaPetrutiu, and Peter Scheuermann 1 Deartment of Information Systems, School of Comuter Engineering, Nanyang Technological University, Singaore

More information

Source Coding and express these numbers in a binary system using M log

Source Coding and express these numbers in a binary system using M log Source Coding 30.1 Source Coding Introduction We have studied how to transmit digital bits over a radio channel. We also saw ways that we could code those bits to achieve error correction. Bandwidth is

More information

OMNI: An Efficient Overlay Multicast. Infrastructure for Real-time Applications

OMNI: An Efficient Overlay Multicast. Infrastructure for Real-time Applications OMNI: An Efficient Overlay Multicast Infrastructure for Real-time Alications Suman Banerjee, Christoher Kommareddy, Koushik Kar, Bobby Bhattacharjee, Samir Khuller Abstract We consider an overlay architecture

More information

An Efficient Video Program Delivery algorithm in Tree Networks*

An Efficient Video Program Delivery algorithm in Tree Networks* 3rd International Symosium on Parallel Architectures, Algorithms and Programming An Efficient Video Program Delivery algorithm in Tree Networks* Fenghang Yin 1 Hong Shen 1,2,** 1 Deartment of Comuter Science,

More information

Sensitivity of multi-product two-stage economic lotsizing models and their dependency on change-over and product cost ratio s

Sensitivity of multi-product two-stage economic lotsizing models and their dependency on change-over and product cost ratio s Sensitivity two stage EOQ model 1 Sensitivity of multi-roduct two-stage economic lotsizing models and their deendency on change-over and roduct cost ratio s Frank Van den broecke, El-Houssaine Aghezzaf,

More information

10. Parallel Methods for Data Sorting

10. Parallel Methods for Data Sorting 10. Parallel Methods for Data Sorting 10. Parallel Methods for Data Sorting... 1 10.1. Parallelizing Princiles... 10.. Scaling Parallel Comutations... 10.3. Bubble Sort...3 10.3.1. Sequential Algorithm...3

More information

Layered Switching for Networks on Chip

Layered Switching for Networks on Chip Layered Switching for Networks on Chi Zhonghai Lu zhonghai@kth.se Ming Liu mingliu@kth.se Royal Institute of Technology, Sweden Axel Jantsch axel@kth.se ABSTRACT We resent and evaluate a novel switching

More information

Object and Native Code Thread Mobility Among Heterogeneous Computers

Object and Native Code Thread Mobility Among Heterogeneous Computers Object and Native Code Thread Mobility Among Heterogeneous Comuters Bjarne Steensgaard Eric Jul Microsoft Research DIKU (Det. of Comuter Science) One Microsoft Way University of Coenhagen Redmond, WA 98052

More information

To appear in IEEE TKDE Title: Efficient Skyline and Top-k Retrieval in Subspaces Keywords: Skyline, Top-k, Subspace, B-tree

To appear in IEEE TKDE Title: Efficient Skyline and Top-k Retrieval in Subspaces Keywords: Skyline, Top-k, Subspace, B-tree To aear in IEEE TKDE Title: Efficient Skyline and To-k Retrieval in Subsaces Keywords: Skyline, To-k, Subsace, B-tree Contact Author: Yufei Tao (taoyf@cse.cuhk.edu.hk) Deartment of Comuter Science and

More information

Improved heuristics for the single machine scheduling problem with linear early and quadratic tardy penalties

Improved heuristics for the single machine scheduling problem with linear early and quadratic tardy penalties Imroved heuristics for the single machine scheduling roblem with linear early and quadratic tardy enalties Jorge M. S. Valente* LIAAD INESC Porto LA, Faculdade de Economia, Universidade do Porto Postal

More information

An Indexing Framework for Structured P2P Systems

An Indexing Framework for Structured P2P Systems An Indexing Framework for Structured P2P Systems Adina Crainiceanu Prakash Linga Ashwin Machanavajjhala Johannes Gehrke Carl Lagoze Jayavel Shanmugasundaram Deartment of Comuter Science, Cornell University

More information

A Study of Protocols for Low-Latency Video Transport over the Internet

A Study of Protocols for Low-Latency Video Transport over the Internet A Study of Protocols for Low-Latency Video Transort over the Internet Ciro A. Noronha, Ph.D. Cobalt Digital Santa Clara, CA ciro.noronha@cobaltdigital.com Juliana W. Noronha University of California, Davis

More information

Introduction to Parallel Algorithms

Introduction to Parallel Algorithms CS 1762 Fall, 2011 1 Introduction to Parallel Algorithms Introduction to Parallel Algorithms ECE 1762 Algorithms and Data Structures Fall Semester, 2011 1 Preliminaries Since the early 1990s, there has

More information

Identity-sensitive Points-to Analysis for the Dynamic Behavior of JavaScript Objects

Identity-sensitive Points-to Analysis for the Dynamic Behavior of JavaScript Objects Identity-sensitive Points-to Analysis for the Dynamic Behavior of JavaScrit Objects Shiyi Wei and Barbara G. Ryder Deartment of Comuter Science, Virginia Tech, Blacksburg, VA, USA. {wei,ryder}@cs.vt.edu

More information

A CLASS OF STRUCTURED LDPC CODES WITH LARGE GIRTH

A CLASS OF STRUCTURED LDPC CODES WITH LARGE GIRTH A CLASS OF STRUCTURED LDPC CODES WITH LARGE GIRTH Jin Lu, José M. F. Moura, and Urs Niesen Deartment of Electrical and Comuter Engineering Carnegie Mellon University, Pittsburgh, PA 15213 jinlu, moura@ece.cmu.edu

More information

Space-efficient Region Filling in Raster Graphics

Space-efficient Region Filling in Raster Graphics "The Visual Comuter: An International Journal of Comuter Grahics" (submitted July 13, 1992; revised December 7, 1992; acceted in Aril 16, 1993) Sace-efficient Region Filling in Raster Grahics Dominik Henrich

More information

Performance Trade-Off of File System between Overwriting and Dynamic Relocation on a Solid State Drive

Performance Trade-Off of File System between Overwriting and Dynamic Relocation on a Solid State Drive Performance Trade-Off of File System between Overwriting and Dynamic Relocation on a Solid State Drive Choulseung Hyun, Hunki Kwon, Jaeho Kim, Eujoon Byun, Jongmoo Choi, Donghee Lee, and Sam H. Noh Abstract

More information

Lecture 18. Today, we will discuss developing algorithms for a basic model for parallel computing the Parallel Random Access Machine (PRAM) model.

Lecture 18. Today, we will discuss developing algorithms for a basic model for parallel computing the Parallel Random Access Machine (PRAM) model. U.C. Berkeley CS273: Parallel and Distributed Theory Lecture 18 Professor Satish Rao Lecturer: Satish Rao Last revised Scribe so far: Satish Rao (following revious lecture notes quite closely. Lecture

More information

Sensitivity Analysis for an Optimal Routing Policy in an Ad Hoc Wireless Network

Sensitivity Analysis for an Optimal Routing Policy in an Ad Hoc Wireless Network 1 Sensitivity Analysis for an Otimal Routing Policy in an Ad Hoc Wireless Network Tara Javidi and Demosthenis Teneketzis Deartment of Electrical Engineering and Comuter Science University of Michigan Ann

More information

COMP Parallel Computing. BSP (1) Bulk-Synchronous Processing Model

COMP Parallel Computing. BSP (1) Bulk-Synchronous Processing Model COMP 6 - Parallel Comuting Lecture 6 November, 8 Bulk-Synchronous essing Model Models of arallel comutation Shared-memory model Imlicit communication algorithm design and analysis relatively simle but

More information

A Parallel Algorithm for Constructing Obstacle-Avoiding Rectilinear Steiner Minimal Trees on Multi-Core Systems

A Parallel Algorithm for Constructing Obstacle-Avoiding Rectilinear Steiner Minimal Trees on Multi-Core Systems A Parallel Algorithm for Constructing Obstacle-Avoiding Rectilinear Steiner Minimal Trees on Multi-Core Systems Cheng-Yuan Chang and I-Lun Tseng Deartment of Comuter Science and Engineering Yuan Ze University,

More information

A Reconfigurable Architecture for Quad MAC VLIW DSP

A Reconfigurable Architecture for Quad MAC VLIW DSP A Reconfigurable Architecture for Quad MAC VLIW DSP Sangwook Kim, Sungchul Yoon, Jaeseuk Oh, Sungho Kang Det. of Electrical & Electronic Engineering, Yonsei University 132 Shinchon-Dong, Seodaemoon-Gu,

More information

Optimization of Collective Communication Operations in MPICH

Optimization of Collective Communication Operations in MPICH To be ublished in the International Journal of High Performance Comuting Alications, 5. c Sage Publications. Otimization of Collective Communication Oerations in MPICH Rajeev Thakur Rolf Rabenseifner William

More information

Source-to-Source Code Generation Based on Pattern Matching and Dynamic Programming

Source-to-Source Code Generation Based on Pattern Matching and Dynamic Programming Source-to-Source Code Generation Based on Pattern Matching and Dynamic Programming Weimin Chen, Volker Turau TR-93-047 August, 1993 Abstract This aer introduces a new technique for source-to-source code

More information

Equality-Based Translation Validator for LLVM

Equality-Based Translation Validator for LLVM Equality-Based Translation Validator for LLVM Michael Ste, Ross Tate, and Sorin Lerner University of California, San Diego {mste,rtate,lerner@cs.ucsd.edu Abstract. We udated our Peggy tool, reviously resented

More information

SFS: Random Write Considered Harmful in Solid State Drives

SFS: Random Write Considered Harmful in Solid State Drives SFS: Random Write Considered Harmful in Solid State Drives Changwoo Min 1, 2, Kangnyeon Kim 1, Hyunjin Cho 2, Sang-Won Lee 1, Young Ik Eom 1 1 Sungkyunkwan University, Korea 2 Samsung Electronics, Korea

More information

Signature File Hierarchies and Signature Graphs: a New Index Method for Object-Oriented Databases

Signature File Hierarchies and Signature Graphs: a New Index Method for Object-Oriented Databases Signature File Hierarchies and Signature Grahs: a New Index Method for Object-Oriented Databases Yangjun Chen* and Yibin Chen Det. of Business Comuting University of Winnieg, Manitoba, Canada R3B 2E9 ABSTRACT

More information

Efficient Sequence Generator Mining and its Application in Classification

Efficient Sequence Generator Mining and its Application in Classification Efficient Sequence Generator Mining and its Alication in Classification Chuancong Gao, Jianyong Wang 2, Yukai He 3 and Lizhu Zhou 4 Tsinghua University, Beijing 0084, China {gaocc07, heyk05 3 }@mails.tsinghua.edu.cn,

More information

Journal Remap-Based FTL for Journaling File System with Flash Memory

Journal Remap-Based FTL for Journaling File System with Flash Memory Journal Remap-Based FTL for Journaling File System with Flash Memory Seung-Ho Lim, Hyun Jin Choi, and Kyu Ho Park Computer Engineering Research Laboratory, Department of Electrical Engineering and Computer

More information

A Buffer Replacement Algorithm Exploiting Multi-Chip Parallelism in Solid State Disks

A Buffer Replacement Algorithm Exploiting Multi-Chip Parallelism in Solid State Disks A Buffer Replacement Algorithm Exploiting Multi-Chip Parallelism in Solid State Disks Jinho Seol, Hyotaek Shim, Jaegeuk Kim, and Seungryoul Maeng Division of Computer Science School of Electrical Engineering

More information

A Novel Iris Segmentation Method for Hand-Held Capture Device

A Novel Iris Segmentation Method for Hand-Held Capture Device A Novel Iris Segmentation Method for Hand-Held Cature Device XiaoFu He and PengFei Shi Institute of Image Processing and Pattern Recognition, Shanghai Jiao Tong University, Shanghai 200030, China {xfhe,

More information

EE678 Application Presentation Content Based Image Retrieval Using Wavelets

EE678 Application Presentation Content Based Image Retrieval Using Wavelets EE678 Alication Presentation Content Based Image Retrieval Using Wavelets Grou Members: Megha Pandey megha@ee. iitb.ac.in 02d07006 Gaurav Boob gb@ee.iitb.ac.in 02d07008 Abstract: We focus here on an effective

More information

Pivot Selection for Dimension Reduction Using Annealing by Increasing Resampling *

Pivot Selection for Dimension Reduction Using Annealing by Increasing Resampling * ivot Selection for Dimension Reduction Using Annealing by Increasing Resamling * Yasunobu Imamura 1, Naoya Higuchi 1, Tetsuji Kuboyama 2, Kouichi Hirata 1 and Takeshi Shinohara 1 1 Kyushu Institute of

More information

AN ANALYTICAL MODEL DESCRIBING THE RELATIONSHIPS BETWEEN LOGIC ARCHITECTURE AND FPGA DENSITY

AN ANALYTICAL MODEL DESCRIBING THE RELATIONSHIPS BETWEEN LOGIC ARCHITECTURE AND FPGA DENSITY AN ANALYTICAL MODEL DESCRIBING THE RELATIONSHIPS BETWEEN LOGIC ARCHITECTURE AND FPGA DENSITY Andrew Lam 1, Steven J.E. Wilton 1, Phili Leong 2, Wayne Luk 3 1 Elec. and Com. Engineering 2 Comuter Science

More information

Submission. Verifying Properties Using Sequential ATPG

Submission. Verifying Properties Using Sequential ATPG Verifying Proerties Using Sequential ATPG Jacob A. Abraham and Vivekananda M. Vedula Comuter Engineering Research Center The University of Texas at Austin Austin, TX 78712 jaa, vivek @cerc.utexas.edu Daniel

More information

Lecture 8: Orthogonal Range Searching

Lecture 8: Orthogonal Range Searching CPS234 Comutational Geometry Setember 22nd, 2005 Lecture 8: Orthogonal Range Searching Lecturer: Pankaj K. Agarwal Scribe: Mason F. Matthews 8.1 Range Searching The general roblem of range searching is

More information

Hardware-Accelerated Formal Verification

Hardware-Accelerated Formal Verification Hardare-Accelerated Formal Verification Hiroaki Yoshida, Satoshi Morishita 3 Masahiro Fujita,. VLSI Design and Education Center (VDEC), University of Tokyo. CREST, Jaan Science and Technology Agency 3.

More information

12) United States Patent 10) Patent No.: US 6,321,328 B1

12) United States Patent 10) Patent No.: US 6,321,328 B1 USOO6321328B1 12) United States Patent 10) Patent No.: 9 9 Kar et al. (45) Date of Patent: Nov. 20, 2001 (54) PROCESSOR HAVING DATA FOR 5,961,615 10/1999 Zaid... 710/54 SPECULATIVE LOADS 6,006,317 * 12/1999

More information

High Quality Offset Printing An Evolutionary Approach

High Quality Offset Printing An Evolutionary Approach High Quality Offset Printing An Evolutionary Aroach Ralf Joost Institute of Alied Microelectronics and omuter Engineering University of Rostock Rostock, 18051, Germany +49 381 498 7272 ralf.joost@uni-rostock.de

More information

Matlab Virtual Reality Simulations for optimizations and rapid prototyping of flexible lines systems

Matlab Virtual Reality Simulations for optimizations and rapid prototyping of flexible lines systems Matlab Virtual Reality Simulations for otimizations and raid rototying of flexible lines systems VAMVU PETRE, BARBU CAMELIA, POP MARIA Deartment of Automation, Comuters, Electrical Engineering and Energetics

More information

Decoding-Workload-Aware Video Encoding

Decoding-Workload-Aware Video Encoding Decoding-Workload-Aware Video Encoding Yicheng Huang, Guangming Hong, Vu An Tran and Ye Wang Deartment of Comuter Science ational University of Singaore Law Link, Singaore 117590 Reulic of Singaore {huangyic,

More information

has been retired This version of the software Sage Timberline Office Get Started Document Management 9.8 NOTICE

has been retired This version of the software Sage Timberline Office Get Started Document Management 9.8 NOTICE This version of the software has been retired Sage Timberline Office Get Started Document Management 9.8 NOTICE This document and the Sage Timberline Office software may be used only in accordance with

More information

Leak Detection Modeling and Simulation for Oil Pipeline with Artificial Intelligence Method

Leak Detection Modeling and Simulation for Oil Pipeline with Artificial Intelligence Method ITB J. Eng. Sci. Vol. 39 B, No. 1, 007, 1-19 1 Leak Detection Modeling and Simulation for Oil Pieline with Artificial Intelligence Method Pudjo Sukarno 1, Kuntjoro Adji Sidarto, Amoranto Trisnobudi 3,

More information

Visualization, Estimation and User-Modeling for Interactive Browsing of Image Libraries

Visualization, Estimation and User-Modeling for Interactive Browsing of Image Libraries Visualization, Estimation and User-Modeling for Interactive Browsing of Image Libraries Qi Tian, Baback Moghaddam 2 and Thomas S. Huang Beckman Institute, University of Illinois, Urbana-Chamaign, IL 680,

More information

Truth Trees. Truth Tree Fundamentals

Truth Trees. Truth Tree Fundamentals Truth Trees 1 True Tree Fundamentals 2 Testing Grous of Statements for Consistency 3 Testing Arguments in Proositional Logic 4 Proving Invalidity in Predicate Logic Answers to Selected Exercises Truth

More information

Design of Flash-Based DBMS: An In-Page Logging Approach

Design of Flash-Based DBMS: An In-Page Logging Approach SIGMOD 07 Design of Flash-Based DBMS: An In-Page Logging Approach Sang-Won Lee School of Info & Comm Eng Sungkyunkwan University Suwon,, Korea 440-746 wonlee@ece.skku.ac.kr Bongki Moon Department of Computer

More information

TCP VON: Joint Congestion Control and Online Network Coding for Wireless Networks

TCP VON: Joint Congestion Control and Online Network Coding for Wireless Networks TCP VON: Joint Congestion Control and Online Network Coding for Wireless Networks Wei Bao, Vahid Shah-Mansouri, Vincent W.S. Wong, and Victor C.M. Leung Deartment of Electrical and Comuter Engineering

More information

The Spatial Skyline Queries

The Spatial Skyline Queries The Satial Skyline Queries Mehdi Sharifzadeh Comuter Science Deartment University of Southern California Los Angeles, CA 90089-078 sharifza@usc.edu Cyrus Shahabi Comuter Science Deartment University of

More information

Multicast in Wormhole-Switched Torus Networks using Edge-Disjoint Spanning Trees 1

Multicast in Wormhole-Switched Torus Networks using Edge-Disjoint Spanning Trees 1 Multicast in Wormhole-Switched Torus Networks using Edge-Disjoint Sanning Trees 1 Honge Wang y and Douglas M. Blough z y Myricom Inc., 325 N. Santa Anita Ave., Arcadia, CA 916, z School of Electrical and

More information

Presented by: Nafiseh Mahmoudi Spring 2017

Presented by: Nafiseh Mahmoudi Spring 2017 Presented by: Nafiseh Mahmoudi Spring 2017 Authors: Publication: Type: ACM Transactions on Storage (TOS), 2016 Research Paper 2 High speed data processing demands high storage I/O performance. Flash memory

More information

Distributed Estimation from Relative Measurements in Sensor Networks

Distributed Estimation from Relative Measurements in Sensor Networks Distributed Estimation from Relative Measurements in Sensor Networks #Prabir Barooah and João P. Hesanha Abstract We consider the roblem of estimating vectorvalued variables from noisy relative measurements.

More information

Building Polygonal Maps from Laser Range Data

Building Polygonal Maps from Laser Range Data ECAI Int. Cognitive Robotics Worksho, Valencia, Sain, August 2004 Building Polygonal Mas from Laser Range Data Longin Jan Latecki and Rolf Lakaemer and Xinyu Sun and Diedrich Wolter Abstract. This aer

More information

SEARCH ENGINE MANAGEMENT

SEARCH ENGINE MANAGEMENT e-issn 2455 1392 Volume 2 Issue 5, May 2016. 254 259 Scientific Journal Imact Factor : 3.468 htt://www.ijcter.com SEARCH ENGINE MANAGEMENT Abhinav Sinha Kalinga Institute of Industrial Technology, Bhubaneswar,

More information

Bitmap discard operation for the higher utilization of flash memory storage

Bitmap discard operation for the higher utilization of flash memory storage LETTER IEICE Electronics Express, Vol.13, No.2, 1 10 Bitmap discard operation for the higher utilization of flash memory storage Seung-Ho Lim 1a) and Woo Hyun Ahn 2b) 1 Division of Computer and Electronic

More information

Privacy Preserving Moving KNN Queries

Privacy Preserving Moving KNN Queries Privacy Preserving Moving KNN Queries arxiv:4.76v [cs.db] 4 Ar Tanzima Hashem Lars Kulik Rui Zhang National ICT Australia, Deartment of Comuter Science and Software Engineering University of Melbourne,

More information

Real Time Compression of Triangle Mesh Connectivity

Real Time Compression of Triangle Mesh Connectivity Real Time Comression of Triangle Mesh Connectivity Stefan Gumhold, Wolfgang Straßer WSI/GRIS University of Tübingen Abstract In this aer we introduce a new comressed reresentation for the connectivity

More information

A 2D Random Walk Mobility Model for Location Management Studies in Wireless Networks Abstract: I. Introduction

A 2D Random Walk Mobility Model for Location Management Studies in Wireless Networks Abstract: I. Introduction A D Random Walk Mobility Model for Location Management Studies in Wireless Networks Kuo Hsing Chiang, RMIT University, Melbourne, Australia Nirmala Shenoy, Information Technology Deartment, RIT, Rochester,

More information

Randomized algorithms: Two examples and Yao s Minimax Principle

Randomized algorithms: Two examples and Yao s Minimax Principle Randomized algorithms: Two examles and Yao s Minimax Princile Maximum Satisfiability Consider the roblem Maximum Satisfiability (MAX-SAT). Bring your knowledge u-to-date on the Satisfiability roblem. Maximum

More information

Sage Document Management Version 17.1

Sage Document Management Version 17.1 Sage Document Management Version 17.1 User's Guide This is a ublication of Sage Software, Inc. 2017 The Sage Grou lc or its licensors. All rights reserved. Sage, Sage logos, and Sage roduct and service

More information

42. Crash Consistency: FSCK and Journaling

42. Crash Consistency: FSCK and Journaling 42. Crash Consistency: FSCK and Journaling Oerating System: Three Easy Pieces AOS@UC 1 Crash Consistency AOS@UC 2 Crash Consistency Unlike most data structure, file system data structures must ersist w

More information

New Techniques for Real-Time FAT File System in Mobile Multimedia Devices

New Techniques for Real-Time FAT File System in Mobile Multimedia Devices New Techniques for Real-Time FAT File System in Mobile Multimedia Devices Sunhwa Park and Seong-Young Ohm 1 Abstract Flash memory has become the most important storage media in the mobile multimedia products

More information

Implementation of Evolvable Fuzzy Hardware for Packet Scheduling Through Online Context Switching

Implementation of Evolvable Fuzzy Hardware for Packet Scheduling Through Online Context Switching Imlementation of Evolvable Fuzzy Hardware for Packet Scheduling Through Online Context Switching Ju Hui Li, eng Hiot Lim and Qi Cao School of EEE, Block S Nanyang Technological University Singaore 639798

More information

STAFF: State Transition Applied Fast Flash Translation Layer

STAFF: State Transition Applied Fast Flash Translation Layer STAFF: State Transition Applied Fast Flash Translation Layer Tae-Sun Chung, Stein Park, Myung-Jin Jung, and Bumsoo Kim Software Center, Samsung Electronics, Co., Ltd., Seoul 135-893, KOREA {ts.chung,steinpark,m.jung,bumsoo}@samsung.com

More information

Record Route IP Traceback: Combating DoS Attacks and the Variants

Record Route IP Traceback: Combating DoS Attacks and the Variants Record Route IP Traceback: Combating DoS Attacks and the Variants Abdullah Yasin Nur, Mehmet Engin Tozal University of Louisiana at Lafayette, Lafayette, LA, US ayasinnur@louisiana.edu, metozal@louisiana.edu

More information

Design and Implementation for Multi-Level Cell Flash Memory Storage Systems

Design and Implementation for Multi-Level Cell Flash Memory Storage Systems Design and Implementation for Multi-Level Cell Flash Memory Storage Systems Amarnath Gaini, K Vijayalaxmi Assistant Professor Department of Electronics VITS (N9), Andhra Pradesh Sathish Mothe Assistant

More information

Improve Precategorized Collection Retrieval by Using Supervised Term Weighting Schemes Λ

Improve Precategorized Collection Retrieval by Using Supervised Term Weighting Schemes Λ Imrove Precategorized Collection Retrieval by Using Suervised Term Weighting Schemes Λ Ying Zhao and George Karyis University of Minnesota, Deartment of Comuter Science Minneaolis, MN 55455 Abstract The

More information

A STUDY ON CALIBRATION OF DIGITAL CAMERA

A STUDY ON CALIBRATION OF DIGITAL CAMERA A STUDY ON CALIBRATION OF DIGITAL CAMERA Ryuji Matsuoka a, *, Kiyonari Fukue a, Kohei Cho a, Haruhisa Shimoda a, Yoshiaki Matsumae a, Kenji Hongo b, Seiju Fujiwara b a Tokai University Research & Information

More information

Performance and Area Tradeoffs in Space-Qualified FPGA-Based Time-of-Flight Systems

Performance and Area Tradeoffs in Space-Qualified FPGA-Based Time-of-Flight Systems Performance and Area Tradeoffs in Sace-Qualified FPGA-Based Time-of-Flight Systems Whitney Hsiong 1, Steve Huntzicker 1, Kevin King 1, Austin Lee 1, Chen Lim 1, Jason Wang 1, Sarah Harris, Ph.D. 1, Jörg-Micha

More information

TOPP Probing of Network Links with Large Independent Latencies

TOPP Probing of Network Links with Large Independent Latencies TOPP Probing of Network Links with Large Indeendent Latencies M. Hosseinour, M. J. Tunnicliffe Faculty of Comuting, Information ystems and Mathematics, Kingston University, Kingston-on-Thames, urrey, KT1

More information

Each copy of any part of a JSTOR transmission must contain the same copyright notice that appears on the screen or printed page of such transmission.

Each copy of any part of a JSTOR transmission must contain the same copyright notice that appears on the screen or printed page of such transmission. An Interactive Programming Method for Solving the Multile Criteria Problem Author(s): Stanley Zionts and Jyrki Wallenius Source: Management Science, Vol. 22, No. 6 (Feb., 1976),. 652-663 Published by:

More information

A Mixed Flash Translation Layer Structure for SLC-MLC Combined Flash Memory System

A Mixed Flash Translation Layer Structure for SLC-MLC Combined Flash Memory System A Mixed Flash Translation Layer Structure for SLC-MLC Combined Flash Memory System Seung-Ho Park, Jung-Wook Park, Jong-Min Jeong, Jung-Hwan Kim, Shin-Dug Kim Department of Computer Science, Yonsei University,

More information

A Metaheuristic Scheduler for Time Division Multiplexed Network-on-Chip

A Metaheuristic Scheduler for Time Division Multiplexed Network-on-Chip Downloaded from orbit.dtu.dk on: Jan 25, 2019 A Metaheuristic Scheduler for Time Division Multilexed Network-on-Chi Sørensen, Rasmus Bo; Sarsø, Jens; Pedersen, Mark Ruvald; Højgaard, Jasur Publication

More information

Experimental Comparison of Shortest Path Approaches for Timetable Information

Experimental Comparison of Shortest Path Approaches for Timetable Information Exerimental Comarison of Shortest Path roaches for Timetable Information Evangelia Pyrga Frank Schulz Dorothea Wagner Christos Zaroliagis bstract We consider two aroaches that model timetable information

More information

Implementations of Partial Document Ranking Using. Inverted Files. Wai Yee Peter Wong. Dik Lun Lee

Implementations of Partial Document Ranking Using. Inverted Files. Wai Yee Peter Wong. Dik Lun Lee Imlementations of Partial Document Ranking Using Inverted Files Wai Yee Peter Wong Dik Lun Lee Deartment of Comuter and Information Science, Ohio State University, 36 Neil Ave, Columbus, Ohio 4321, U.S.A.

More information

J. Parallel Distrib. Comput.

J. Parallel Distrib. Comput. J. Parallel Distrib. Comut. 71 (2011) 288 301 Contents lists available at ScienceDirect J. Parallel Distrib. Comut. journal homeage: www.elsevier.com/locate/jdc Quality of security adatation in arallel

More information

Stereo Disparity Estimation in Moment Space

Stereo Disparity Estimation in Moment Space Stereo Disarity Estimation in oment Sace Angeline Pang Faculty of Information Technology, ultimedia University, 63 Cyberjaya, alaysia. angeline.ang@mmu.edu.my R. ukundan Deartment of Comuter Science, University

More information

A Yoke of Oxen and a Thousand Chickens for Heavy Lifting Graph Processing

A Yoke of Oxen and a Thousand Chickens for Heavy Lifting Graph Processing A Yoke of Oxen and a Thousand Chickens for Heavy Lifting Grah Processing Abdullah Gharaibeh, Lauro Beltrão Costa, Elizeu Santos-Neto, Matei Rieanu Deartment of Electrical and Comuter Engineering, The University

More information

Fast Distributed Process Creation with the XMOS XS1 Architecture

Fast Distributed Process Creation with the XMOS XS1 Architecture Communicating Process Architectures 20 P.H. Welch et al. (Eds.) IOS Press, 20 c 20 The authors and IOS Press. All rights reserved. Fast Distributed Process Creation with the XMOS XS Architecture James

More information