Interrupt transfers & USB 2.0 & USB 3.0. Group Members Mehwish Awan Mehwish Kiran
|
|
- Jonas Jones
- 6 years ago
- Views:
Transcription
1 Interrupt transfers & Isochronous transfers in USB 2.0 & USB 3.0 Group Members Mehwish Awan Mehwish Kiran
2 Agenda What is isochronous transfer? Use of isochronous transfer Format of isochronous transactions Comparison of transfer in USB 2.0 & USB 3.0 Summary Data Format Transfer Direction Service Period Bandwidth Allocation Transfer Packet Size Power Management
3 Agenda What is interrupt transfer? Principal Use Handshake Phase Format of Interrupt Transactions Characteristics of interrupt transfer Comparison of transfer in USB 2.0 & USB 3.0 Data Format Transfer Direction Maximum Latency Bandwidth Allocation Packet Size Transfer Completion
4 Isochronous Transfers Synchronous connection with other devices Timeliness is more important than accurate delivery of data Occur at fixed intervals Special priority during execution of each frame Guaranteed access to USB bandwidth Guaranteed constant data rate No Handshake Phase No retrying attempts in case of delivery failure
5 Principal Use Typically contain time sensitive information, such as an audio or video stream e.g. microphone, speaker, CD audio etc.
6 Format of Isochronous IN & OUT Transaction
7 Data Format USB imposes no data content structure on communication flows for isochronous pipes Streaming pipe
8 Transfer Direction Isochronous pipes are unidirectional pipes Endpoint descriptor defines the direction of data flow Two endpoints are required for data transfer in both directions This feature is same for USB 2.0 and USB 3.0
9 Service Period Isochronous transfers is scheduled to be performed regularly during the service period In USB 2.0, service interval is 1 ms for Full Speed endpoints 125µs for High Speed endpoints Isochronous transfers does not support Low Speed endpoints In USB 3.0, service interval for isochronous transfer is 125 µs
10 Bandwidth Allocation Isochronous transfers along with interrupt transfers can be allocated up to 80% of total bandwidth on SuperSpeed USB 2.0 requires maximum 90% of total available bandwidth for Full Speed endpoints and maximum 80% of total bandwidth for High Speed endpoints
11 Packet Size In USB 2.0, maximum data payload is 1023 bytes during each frame for Full Speed endpoints and 1024 bytes for High Speed endpoints Maximum data payload size is 1024 bytes during each frame for SuperSpeed
12 Power Management USB 2.0 does not support low power USB bus state b/w service intervals for isochronous transfers SuperSpeed allows isochronous devices to autonomously enter low power link states b/w service intervals. It defines a PING & PING_RESPONSE mechanism to activate the low power link
13 Summary USB 3.0 Protocol preserves key characteristics of USB 2.0 Isochronous Protocol i.e., no Retries, Simple protocol PING mechanism to allow Low Power Link States for isochronous devices Software Backward Compatibility Maximum data transferred in 1 service interval is increased to 48K bytes
14 Interrupt Transfers Interrupt transfers are small data transfers used to communicate information from the USB device to the client software.
15 Principal Use HID such as mouse, keyboard, joysticks etc. All data transfer requests are initiated by host instead of interrupt requests from input device Host polls the input device periodically
16 Handshake Phase ACK (acknowledgment) Sent by the host in IN Transactions and by the device in OUT Transactions on successful reception of data NAK(negative acknowledgment) Sent by the device only when it is busy or has no data to send
17 Handshake Phase Only device sends the STALL STALL can be due to Unsupported Control Transfer Request Control request Failed Endpoint Failed
18 Format of an Interrupt IN & OUT transaction
19 Characteristics of Interrupt Transfers High reliability to communicate is required Guaranteed maximum service interval Guaranteed retry of transfer attempts in next service interval Guaranteed bandwidth in each service interval Host waits for ready notification to service the endpoint Handshake Phase exists
20 Data Format In both USB 2.0 and USB 3.0, no data content structure is imposed on communication flow for interrupt pipes Streaming pipes
21 Transfer Direction Interrupt pipes are unidirectional pipes Endpoint descriptor defines the direction of data flow Two endpoints are required for data transfer in both directions This feature is same for USB 2.0 and USB 3.0
22 Maximum Latency Endpoint descriptor specifies the latency or polling interval. For Low Speed devices, the maximum latency varies from 10 ms to 255 ms For Full Speed interrupt transfers, the maximum latency varies from 1 ms to 255 ms For High Speed devices, the maximum latency varies from 125 µs to 4 sec
23 Bandwidth Allocation In USB 2.0, interrupt transfers & Isochronous transfers can use up to 90% of the total available bandwidth Isochronous & Interrupt transfers can use up to 80% of the total available bandwidth on SuperSpeed
24 Packet Size Endpoint specifies the maximum data payload size In USB 2.0, data payload size is 8 bytes or less for Low Speed Devices 64 bytes or less for Full Speed Devices 1024 bytes for High Speed Devices In USB 3.0, maximum data payload size is 1024 bytes No data padding in case of less data
25 Packet Size (cont d) Host ensures that data payload size of any packet is not greater than endpoint s maximum data packet size!
26 Transfer Completion Interrupt transfer is completed when ühas transferred the exact amount of data expected ütransfers a packet with a payload less than the maximum packet size üresponds with a STALL handshake
27 Questions??
Universal Serial Bus - USB 2.0
USB Packet Types USB has four packet types Token packets (type of transaction) Data Packets (payload / information) Handshake Packets (ack & error correction) Start of Frame packets (flag start of a new
More informationIntroduction to USB/LPC23xx
Introduction to USB/LPC23xx Amitkumar (Amit) Bhojraj Business Line Standard IC s Product Line Microcontrollers October 2007 Introduction to USB Agenda LPC23xx Block diagram MCB2300 demo 2 Introduction
More informationMore on IO: The Universal Serial Bus (USB)
ecture 37 Computer Science 61C Spring 2017 April 21st, 2017 More on IO: The Universal Serial Bus (USB) 1 Administrivia Project 5 is: USB Programming (read from a mouse) Optional (helps you to catch up
More informationCertified Wireless USB Protocol Dan Froelich
Certified Wireless USB Protocol Dan Froelich Intel Corporation Content also provided by: John S. Howard, Intel Corporation Agenda Protocol Components Data Transfers (general model) Device Notifications
More informationMicroprocessors LCD Parallel Port USB Port
Microprocessors LCD Parallel Port USB Port H. Abdoli Bu-Ali Sina University 1 New LCDs Interfacing Lower prices Display numbers, characters, graphics Integrated refreshing controller Ease of programming
More informationCertified Wireless USB Wire Adapter Model
Certified Wireless Wire Adapter Model Abdul R. Ismail Intel Corporation Content also provided by: Matt Katagiri, NEC Agenda Overview Software-Hardware Overview Delivery Mechanism: RPipe Hardware Architecture
More informationWireless USB Protocol John S. Howard. Senior Architect Intel Corporation
Wireless USB Protocol John S. Howard Senior Architect Intel Corporation Agenda Protocol Components Data Transfers (general model) Device Notifications Flow Control 2 Wireless USB Channel Review Beacon
More informationChapter 11: Input/Output Organisation. Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses
Chapter 11: Input/Output Organisation Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses Objective Familiarize with a standard I/O interface synchronous serial buses USB
More informationUSB Feature Specification: Shared Endpoints
USB Feature Specification: Shared Endpoints SYSTEMSOFT CORPORATION INTEL CORPORATION Revision 1.0 October 27, 1999 USB Feature Specification: Shared Endpoints Revision 1.0 Revision History Revision Issue
More informationWireless USB Periodic Transfer Models. Dan Froelich Intel
Wireless USB Periodic Transfer Models Dan Froelich Intel Agenda Wired Isochronous Model Overview Key Features Wireless Media Reliability Coexistence (Shared With Other Hosts And UWB Devices) Wireless USB
More informationUSB Complete. The Developer's Guide Fifth Edition. Jan Axelson. Lakeview Research LLC Madison, WI 53704
USB Complete The Developer's Guide Fifth Edition Jan Axelson Lakeview Research LLC Madison, WI 53704 Contents Introduction 1 USB Basics 1 Uses and limits 1 Benefits for users 2 Benefits for developers
More informationDavid Harrison, Design Engineer for Model Sounds Inc.
David Harrison, Design Engineer for Model Sounds Inc. 1 History -1 In 1994 an alliance of four industry partners (Compaq, Intel, Microsoft and NEC) started to specify the Universal Serial Bus (USB). The
More informationSERIAL BUS COMMUNICATION PROTOCOLS USB
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK Lesson-20: SERIAL BUS COMMUNICATION PROTOCOLS USB 1 USB Host Applications Connecting flash memory cards, pen-like memory devices, digital camera, printer,
More informationReal-Time USB Communication in the Quest Operating System
Real-Time USB Communication in the Quest Operating System Eric Missimer, Ye Li, Richard West Eric Missimer, Ye Li, Richard West Real-Time USB 1 Table of contents 1 Contributions 2 3 4 5 Eric Missimer,
More informationHuman Interface Devices: Using Control and Interrupt Transfers
Human Interface Devices: Using Control and Interrupt Transfers 11 Human Interface Devices: Using Control and Interrupt Transfers The human interface device (HID) class was one of the first USB classes
More informationUSB BF70x Audio 1.0 Library v.1.2 Users Guide Users Guide Revision 1.3. For Use With Analog Devices ADSP-BF70x Series Processors
USB BF70x Audio 1.0 Library v.1.2 Users Guide Users Guide Revision 1.3 For Use With Analog Devices ADSP-BF70x Series Processors Closed Loop Design, LLC 748 S MEADOWS PKWY STE A-9-202 Reno, NV 89521 support@cld-llc.com
More information4 Multiplexer. Y Fig Keyboard Scan Matrix
- 4 Multiplexer Microcontroller 3 Decoder X Y Fig. - Keyboard Scan Matrix 2 Prentice Hall, Inc. -2 Track Sector Head positioning Fig. -2 Hard Disk Format 2 Prentice Hall, Inc. -3 RGB electron guns R G
More informationARM Cortex core microcontrollers
ARM Cortex core microcontrollers 11 th Universal Serial Bus Balázs Scherer Budapest University of Technology and Economics Department of Measurement and Information Systems BME-MIT 2017 Goals Cheap standardized
More informationUSB INTERFACE AND DRIVER Mentor: Dr. Yann Hang Lee Team Members: Jubin Mehta, Koshik Samota (jmehta3,
USB INTERFACE AND DRIVER Mentor: Dr. Yann Hang Lee Team Members: Jubin Mehta, Koshik Samota Email: (jmehta3, ksamota)@asu.edu INTRODUCTION With so much advancement in technology, producing, processing
More informationAN PSoC 3 and PSoC 5LP Introduction to Implementing USB Data Transfers. Contents
AN56377 Author: Robert Murphy Associated Project: Yes Associated Part amily: All PoC 3 and PoC 5LP Parts oftware Version: PoC Creator 3.3 Associated Application Notes: ee Related Resources AN56377 describes
More informationCourse 10: Interfaces Agenda
Course 10: Interfaces 1 Agenda Introduction V.24 interface (RS232) USB 2 Introduction 3 Definition(s) (from the web) A boundary across which two independent systems meet and act on or communicate with
More informationUnderstand USB (in Linux)
Understand USB (in Linux) Krzysztof Opasiak Samsung R&D Institute Poland 1 Agenda What USB is about? Plug and Play How BadUSB works? May I have my own USB device? Q & A What USB is about? What Internet
More informationInput/Output Organization. Outline
Input/Output Organization Chapter 19 S. Dandamudi Outline Introduction Accessing I/O devices An example I/O device Keyboard I/O data transfer Programmed I/O DMA Error detection and correction Parity encoding
More informationDelivering Voice over IEEE WLAN Networks
Delivering Voice over IEEE 802.11 WLAN Networks Al Petrick, Jim Zyren, Juan Figueroa Harris Semiconductor Palm Bay Florida Abstract The IEEE 802.11 wireless LAN standard was developed primarily for packet
More informationUSB Framework, IP Core and related software Tropea S.E., Melo R.A.
USB Framework, IP Core and related software Tropea S.E., Melo R.A. Why? We develop embedded systems that usually connect to a PC. Parallel and serial ports obsolete in favor of USB. Faster Plug & play
More informationSerial Communications
Serial Communications p. 1/2 Serial Communications Prof. Stephen A. Edwards sedwards@cs.columbia.edu Columbia University Spring 2007 Early Serial Communication Serial Communications p. 2/2 Data Terminal
More informationLogitech hidpp 1.0 excerpt for public release
1 DISCLAIMER THIS SPECIFICATION IS LICENSED AND PROVIDED BY LOGITECH "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY ANDFITNESS FOR
More informationUSB. The Universal Serial Bus. Most of the material is taken from Jan Axelsson: USB Complete, third edition Lakeview Research ISBN:
USB The Universal Serial Bus Most of the material is taken from Jan Axelsson: USB Complete, third edition Lakeview Research ISBN: 1-931448-02-7 1 Usability, easy to use Demands to forfill Speed, fast enough
More informationComputer Architecture CS 355 Busses & I/O System
Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic
More informationBulk endpoints transport data whenever required and reliably; bulk data is acknowledged and therefore fault tolerant.
DIY IN THIS DOCUMENT The way of thinking Specifying and discovering device capabilities What to do with your data Programming Devices Summary The (Universal Serial Bus) standard has been with us for many
More informationRTP: A Transport Protocol for Real-Time Applications
RTP: A Transport Protocol for Real-Time Applications Provides end-to-end delivery services for data with real-time characteristics, such as interactive audio and video. Those services include payload type
More informationADVANCED OPERATING SYSTEMS USB in a microkernel based operating system
ADVANCED OPERATING SYSTEMS 2015 USB in a microkernel based operating system -1- Agenda Microkernels (history and architecture) USB (hardware and protocol specifics) Challenges providing USB in microkernel
More informationHigh-Speed WUSB Technology Based on WiMedia.
High-Speed WUSB Technology Based on WiMedia ysnam@dongguk.ac.kr KRnet 2006 Contents I. MBOA/Wimedia/WUSB II. Wireless USB Specification III. WUSB Development Systems IV. Conclusions KRnet 2006 I. MBOA
More informationECE 471 Embedded Systems Lecture 30
ECE 471 Embedded Systems Lecture 30 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 28 November 2018 HW#10 was posted Announcements Feel free to return borrowed hardware. 1 PWM
More informationSerial Communications
Serial Communications p. 1/2 Serial Communications CSEE W4840 Prof. Stephen A. Edwards Columbia University Early Serial Communication Serial Communications p. 2/2 Data Terminal Equipment Serial Communications
More informationSTUDY, DESIGN AND SIMULATION OF FPGA BASED USB 2.0 DEVICE CONTROLLER
STUDY, DESIGN AND SIMULATION OF FPGA BASED USB 2.0 DEVICE CONTROLLER 1 MS. PARUL BAHUGUNA CD 1 M.E. [VLSI & Embedded System Design] Student, Gujarat Technological University PG School, Ahmedabad, Gujarat.
More informationRaspberry Pi - I/O Interfaces
ECE 1160/2160 Embedded Systems Design Raspberry Pi - I/O Interfaces Wei Gao ECE 1160/2160 Embedded Systems Design 1 I/O Interfaces Parallel I/O and Serial I/O Parallel I/O: multiple input/output simultaneously
More informationFAIRNESS CONSIDERATIONS FOR PLCA EXAMPLE MICROPHONE USE CASE. Dr. Kirsten Matheus
FAIRNESS CONSIDERATIONS FOR PLCA EXAMPLE MICROPHONE USE CASE Dr. Kirsten Matheus CONTENT Problem description Data rates Worst case delay Solution space Summary Fairness in PLCA, Kirsten Matheus, BMW Page
More informationLibUSB - Create a Solution Without the Class Struggle
LibUSB - Create a Solution Without the Class Struggle Carl Stenquist, Staff AE Class ID: 2L01I Renesas Electronics America Inc. Carl Stenquist Applications Engineer USB Development & support of RX USB
More informationDistributed Multimedia Systems. Introduction
Distributed Multimedia Systems Introduction Introducing Multimedia Systems Example target applications networked video libraries, Internet telephony and video conferencing Real time systems performing
More informationDigital Logic Level. Buses PCI (..continued) PTE MIK MIT
Digital Logic Level Buses PCI (..continued) varady.geza@mik.pte.hu PTE MIK MIT PCI - arbitration REQ# GNT# REQ# GNT# PCI arbiter REQ# GNT# The PCI bus has to be acquired before use by the devices PCI uses
More informationOperating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester
Operating System: Chap13 I/O Systems National Tsing-Hua University 2016, Fall Semester Outline Overview I/O Hardware I/O Methods Kernel I/O Subsystem Performance Application Interface Operating System
More informationJoseph D. Cornwall, CTS-D, CTS-I Technology Evangelist
Joseph D. Cornwall, CTS-D, CTS-I Technology Evangelist Our Agenda USB History USB Operational Theory Eye Pattern, Power & Pyramids Welcome The AV Unicorn Alternate Mode Connecting USB To The World Universal
More informationM Tech credit seminar report, Electronic Systems group, EE Dept, IIT Bombay, submitted Nov 2002 UNIVERSAL SERIAL BUS
M Tech credit seminar report, Electronic Systems group, EE Dept, IIT Bombay, submitted Nov 2002 UNIVERSAL SERIAL BUS Bandaru Raja Sekhar (02307046) Supervisor: rof.c.andey Abstract Universal Serial Bus
More informationHow to fix Usually Slightly Broken devices and drivers?
How to fix Usually Slightly Broken devices and drivers? Krzysztof Opasiak Samsung R&D Institute Poland Agenda USB basics Plug & Play Plug & do what I want Plug & tell me more Summary Q & A 1 This presentation
More informationChapter 13: I/O Systems. Operating System Concepts 9 th Edition
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne 2013 Chapter 13: I/O Systems Overview I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations
More informationDebugging Usually Slightly Broken Devices and Drivers
Debugging Usually Slightly Broken Devices and Drivers Krzysztof Opasiak Samsung R&D Institute Poland Agenda USB basics Plug & Play Plug & do what I want Plug & tell me more Summary Q & A 1 This presentation
More informationDRIVER MODEL ULB Darmstadt
Microsoft" y / /«Second Edition PROGRAMMING MICROSO FT WIN D 0 WS DRIVER MODEL ULB Darmstadt i minis Walter Oney Acknowledgments Introduction Beginning a Driver Project 1 A Brief History of Device Drivers
More informationChapter 13: I/O Systems
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne 2013! Chapter 13: I/O Systems I/O Hardware" Application I/O Interface" Kernel I/O Subsystem" Transforming I/O Requests to Hardware Operations" STREAMS"
More informationWiMedia Media Access Control (MAC) Dan Froelich
WiMedia Media Access Control (MAC) Dan Froelich Intel Corporation Content also provided by: Kris Flemming, Intel Corporation Agenda Key Messages Relationship of Certified Wireless USB and other WiMedia
More informationComputer Peripherals
Computer Peripherals School of Computer Engineering Nanyang Technological University Singapore These notes are part of a 3rd year undergraduate course called "Computer Peripherals", taught at Nanyang Technological
More informationUSB Status report 2012
USB Status report 2012 Gerd Hoffmann Red Hat KVM Forum, Nov 7 th 1 Outline Some USB Basics. What is new / updated / improved in QEMU USB support? Future plans / TODO list. Using the new bits. 2 USB Basics:
More informationIntroducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software.
Debug USB Faster with USB Class-Level Decoding Introducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software. What are USB
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 17: Serial Buses USB Disks and other I/O Zeshan Chishti Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Source: Lecture
More informationThis process is a fundamental step for every USB device, fore without it, the device would never be able to be used by the OS.
What is USB Enumeration? Enumeration is the process by which a USB device is attached to a system and is assigned a specific numerical address that will be used to access that particular device. It is
More informationWUSB Command Verifier (WUSBCV) Compliance Test Specification. Based on the Certified Wireless Universal Serial Bus Specification, Revision 1.
WUSB Command Verifier (WUSBCV) Compliance Test Specification Revision 1.0 Based on the Certified Wireless Universal Serial Bus Specification, Revision 1.0 The information is this document is under review
More informationData Communications & Computer Networks. Digital Data Communications Techniques
Data Communications & Computer Networks Chapter 6 Digital Data Communications Techniques Fall 2008 Agenda Preface Asynchronous & Synchronous transmission Error Detection & Correction Line configurations
More informationToday: I/O Systems. Architecture of I/O Systems
Today: I/O Systems How does I/O hardware influence the OS? What I/O services does the OS provide? How does the OS implement those services? How can the OS improve the performance of I/O? Lecture 20, page
More informationMaster thesis performed in Electronics Systems By
$6\QWKHVL]DEOH9HULORJ0RGHORIWKH6HULDO3URWRFRO(QJLQHIRU 86%'HYLFH Master thesis performed in Electronics Systems By Shankar Guna LiTH-ISY-EX--07/3977--SE Linköping 2007 $6\QWKHVL]DEOH9HULORJ0RGHORIWKH6HULDO3URWRFRO(QJLQHIRU
More informationTHE U-NET USER-LEVEL NETWORK ARCHITECTURE. Joint work with Werner Vogels, Anindya Basu, and Vineet Buch. or: it s easy to buy high-speed networks
Thorsten von Eicken Dept of Computer Science tve@cs.cornell.edu Cornell niversity THE -NET SER-LEVEL NETWORK ARCHITECTRE or: it s easy to buy high-speed networks but making them work is another story NoW
More informationUSB 3.0 A Cost Effective High Bandwidth Solution for FPGA Host Interface Introduction
USB 3.0 A Cost Effective High Bandwidth Solution for FPGA Host Interface Introduction The USB 3.0 has revolutionized the world of desktops and mobile devices by bringing much higher bandwidth and better
More informationCS330: Operating System and Lab. (Spring 2006) I/O Systems
CS330: Operating System and Lab. (Spring 2006) I/O Systems Today s Topics Block device vs. Character device Direct I/O vs. Memory-mapped I/O Polling vs. Interrupts Programmed I/O vs. DMA Blocking vs. Non-blocking
More informationUniversal Serial Bus Host Stack User s Manual V3.41
μc/ USB Host TM Universal Serial Bus Host Stack User s Manual V3.41 Micrium 1290 Weston Road, Suite 306 Weston, FL 33326 USA www.micrium.com Designations used by companies to distinguish their products
More informationOperating Systems 2010/2011
Operating Systems 2010/2011 Input/Output Systems part 2 (ch13, ch12) Shudong Chen 1 Recap Discuss the principles of I/O hardware and its complexity Explore the structure of an operating system s I/O subsystem
More informationUSB 3.0 Software Architecture and Implementation Issues. Terry Moore, CEO MCCI Corporation
USB 3.0 Software Architecture and Implementation Issues Terry Moore, CEO MCCI Corporation 2009-08-03 Agenda Introducing MCCI USB 3.0 from a Software Perspective USB 3.0 Software Challenges New Device Classes
More informationPLX USB Development Kit
870 Maude Avenue Sunnyvale, California 94085 Tel (408) 774-9060 Fax (408) 774-2169 E-mail: www.plxtech.com/contacts Internet: www.plxtech.com/netchip PLX USB Development Kit PLX Technology s USB development
More informationTime Sensitive Control Streams in IEEE P1722A v1.6
Time Sensitive Control Streams in IEEE PA v. Presentation - Aug 0 @ Berkeley FF info: IEEE PA-tscs Revision:. Date: 0-0- Author: Jeff Koftinoff Table of Contents Overview Requirements
More informationVirtex-7 FPGA Gen3 Integrated Block for PCI Express
Virtex-7 FPGA Gen3 Integrated Block for PCI Express Product Guide Table of Contents Chapter 1: Overview Feature Summary.................................................................. 9 Applications......................................................................
More informationSpaceWire-RT Update. EU FP7 Project Russian and European Partners. SUAI, SubMicron, ELVEES University of Dundee, Astrium GmbH
SpaceWire-RT Update EU FP7 Project Russian and European Partners SUAI, SubMicron, ELVEES University of Dundee, Astrium GmbH 1 Contents SpaceWire-RT project SpaceWire-RT protocols Oversampled SpaceFibre
More informationOperating Systems 2010/2011
Operating Systems 2010/2011 Input/Output Systems part 1 (ch13) Shudong Chen 1 Objectives Discuss the principles of I/O hardware and its complexity Explore the structure of an operating system s I/O subsystem
More informationEECE494: Computer Bus and SoC Interfacing. USB (Universal Series Bus) Dr. Charles Kim Electrical and Computer Engineering Howard University
EECE494: Computer Bus and SoC Interfacing USB (Universal Series Bus) Dr. Charles Kim Electrical and Computer Engineering Howard University Spring 2014 1 Review - Line Code Line Code = Digital Baseband
More informationAn Introduction to Universal Serial Bus
An Introduction to Universal Serial Bus Neil Scott June 27, 2008 NEIL SCOTT JUNE 27, 2008 1 Overview Introduction History Hierarchy Enumeration Demonstration Circuit Conclusions Questions NEIL SCOTT JUNE
More informationDevice Wire Adapter (DWA) Test Specification. Designed using the Certified Wireless USB Base Specification, Revision 1.0
Device Wire Adapter (DWA) Test Specification Designed using the Certified Wireless USB Base Specification, Revision 1.0 Date: September 27, 2006 Revision: 1.0 Review Draft The information is this document
More informationTesting and Debugging
Testing and Debugging 17 Testing and Debugging Tools In addition to the chip-specific development boards and debugging software described in Chapter 6, a variety of other hardware and software tools can
More informationIntroduction to Real-Time Communications. Real-Time and Embedded Systems (M) Lecture 15
Introduction to Real-Time Communications Real-Time and Embedded Systems (M) Lecture 15 Lecture Outline Modelling real-time communications Traffic and network models Properties of networks Throughput, delay
More informationInput/Output Systems
Input/Output Systems CSCI 315 Operating Systems Design Department of Computer Science Notice: The slides for this lecture have been largely based on those from an earlier edition of the course text Operating
More informationI/O Design, I/O Subsystem, I/O-Handler Device Driver, Buffering, Disks, RAID January WT 2008/09
21 I/O Management (1) I/O Design, I/O Subsystem, I/O-Handler Device Driver, Buffering, Disks, RAID January 26 2009 WT 2008/09 2009 Universität Karlsruhe, System Architecture Group 1 Recommended Reading
More informationQoS on Low Bandwidth High Delay Links. Prakash Shende Planning & Engg. Team Data Network Reliance Infocomm
QoS on Low Bandwidth High Delay Links Prakash Shende Planning & Engg. Team Data Network Reliance Infocomm Agenda QoS Some Basics What are the characteristics of High Delay Low Bandwidth link What factors
More informationHubs: the Link between Devices and the Host
Hubs: the Link between Devices and the Host 15 Hubs: the Link between Devices and the Host Every USB peripheral must connect to a hub. As Chapter 1 explained, a hub is an intelligent device that provides
More informationDesign Of Linux USB Device Driver For LPC2148 Based Data Acquisition System Including GSM.
Design Of Linux USB Device Driver For LPC2148 Based Data Acquisition System Including GSM. Snehal A. More, Tejashree R. Padwale, Anuja B. Sapkal, Prof. Pradeep R. Taware Abstract- Among several other advantages
More informationOpen Universal Serial Bus Driver Interface (OpenUSBDI) Specification
Open Universal Serial Bus Driver Interface (OpenUSBDI) Specification Revision 0.9 June 21, 1999 Open USB Driver Interface (OpenUSBDI) Specification Compaq Computer Corporation, All rights reserved. 2 June
More informationCompliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for - USB2.0 Tektronix Korea YJ.PARK 1 Agenda Introduction to USB2.0 Architecture Overview Frame Work and Data Transfer USB2.0 Spec. and Compliance testing Tektronix
More informationPDF created with pdffactory Pro trial version How USB Ports Work by Marshall Brain. Introduction to How USB Ports Work
Main > Computer > Hardware How USB Ports Work by Marshall Brain Introduction to How USB Ports Work Just about any computer that you buy today comes with one or more Universal Serial Bus connectors on the
More informationWireless USB Architecture Overview Brad Hosler. Intel Corporation
Wireless USB Architecture Overview Brad Hosler Intel Corporation Agenda Devcon goals Radio environment (common platform) High level architecture Compliance environment Intellectual Property Industry Enabling
More informationSystems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded
Communication Roland Institute of Computer Engineering Vienna University of Technology 10. November 2010 Overview 1. Definition of a protocol 2. Protocol properties 3. Basic Principles 4. system communication
More informationChapter 13: I/O Systems
Chapter 13: I/O Systems DM510-14 Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations STREAMS Performance 13.2 Objectives
More informationUniversal Serial Bus Device Class Definition for Mass Storage Devices
Universal Serial Bus Device Class Definition for Mass Storage Devices 0.90c Draft Revision February 2, 1996 Scope of this Revision The 0.9c release candidate of this definition is intended for industry
More informationIntroduction to USB. Alan Ott SCaLE 15x March 2-5, 2017
Introduction to USB Alan Ott SCaLE 15x March 2-5, 2017 About the Presenter Platform Software Director at SoftIron 64-bit ARM servers and storage appliances OverDrive 3000/1000 servers (shipping now!) Storage
More informationI/O Handling. ECE 650 Systems Programming & Engineering Duke University, Spring Based on Operating Systems Concepts, Silberschatz Chapter 13
I/O Handling ECE 650 Systems Programming & Engineering Duke University, Spring 2018 Based on Operating Systems Concepts, Silberschatz Chapter 13 Input/Output (I/O) Typical application flow consists of
More informationImplementing Advanced USB Interrupt Transfers
presented by Implementing Advanced USB Interrupt Transfers UEFI Summerfest July 15-19, 2013 Presented by Zachary Bobroff (AMI) Updated 2011-06-01 www.uefi.org 1 Agenda Introduction USB Background Isochronous
More informationTopics. TCP sliding window protocol TCP PUSH flag TCP slow start Bulk data throughput
Topics TCP sliding window protocol TCP PUSH flag TCP slow start Bulk data throughput 2 Introduction In this chapter we will discuss TCP s form of flow control called a sliding window protocol It allows
More informationI/O. Fall Tore Larsen. Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum)
I/O Fall 2011 Tore Larsen Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum) Big Picture Today we talk about I/O characteristics interconnection devices & controllers (disks
More informationI/O. Fall Tore Larsen. Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum)
I/O Fall 2010 Tore Larsen Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum) Big Picture Today we talk about I/O characteristics interconnection devices & controllers (disks
More informationAgenda. Introduction Market trend and application 1394 Market Analysis Data 1394 and industry Applications. Other Technologies USB DVI
Agenda Introduction Market trend and application 1394 Market Analysis Data 1394 and industry Applications Technology What is 1394? Why 1394? Applications 1394 Protocol PHY Link Layer Transaction Layer
More informationS1R72U06 Application Note
S1R72U06 Application Note Rev. 1.00 NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right
More informationCLD SC58x CDC Library v.1.00 Users Guide Users Guide Revision For Use With Analog Devices ADSP-SC58x Series Processors. Closed Loop Design, LLC
CLD SC58x CDC Library v.1.00 Users Guide Users Guide Revision 1.00 For Use With Analog Devices ADSP-SC58x Series Processors Closed Loop Design, LLC 748 S MEADOWS PKWY STE A-9-202 Reno, NV 89521 support@cld-llc.com
More information2 Unifying receiver (DJ) Software Interface
1 DISCLAIMER THIS SPECIFICATION IS LICENSED AND PROVIDED BY LOGITECH "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY ANDFITNESS FOR
More informationCLD BF70x CDC Library v.1.3 Users Guide Users Guide Revision 1.3. For Use With Analog Devices ADSP-BF70x Series Processors. Closed Loop Design, LLC
CLD BF70x CDC Library v.1.3 Users Guide Users Guide Revision 1.3 For Use With Analog Devices ADSP-BF70x Series Processors Closed Loop Design, LLC 748 S MEADOWS PKWY STE A-9-202 Reno, NV 89521 support@cld-llc.com
More informationTCP/IP Protocol Suite 1
TCP/IP Protocol Suite 1 Stream Control Transmission Protocol (SCTP) TCP/IP Protocol Suite 2 OBJECTIVES: To introduce SCTP as a new transport-layer protocol. To discuss SCTP services and compare them with
More informationTime Sensitive Networks - Update from the IIC Testbed for Flexible Manufacturing. Paul Didier, Cisco Rick Blair, Schneider Electric.
Time Sensitive Networks - Update from the IIC Testbed for Flexible Manufacturing Paul Didier, Cisco Rick Blair, Schneider Electric October 10, 2018 Abstract The IIC s TSN for Flexible Manufacturing testbed
More information