A continuous self-checking validation framework on processor exceptions

Size: px
Start display at page:

Download "A continuous self-checking validation framework on processor exceptions"

Transcription

1 th International Symposium on Parallel and Distributed Computing A continuous self-checking validation framework on processor exceptions Tan Jian Jiangnan Institute of Computing Technology Wuxi, China tanjian108@qq.com Li Daifeng Jiangnan Institute of Computing Technology Wuxi, China @qq.com Abstract As a part of the processor function test, the exception handling mechanism checking cannot be neglected in the test plans. In the process of implementation processor exceptions test at system level, testers usually encounter two difficulties; the first one is that the exceptions stimulus cannot be automatically run; if any exception detect during the stimulus running, then the stimulus would be terminated. And the second one is that testers have to check the test results manually. These difficulties blocked the automatization of management on exceptions testing stimulus. To overcome the first difficulty, we adopt the vfork system-call to create the child process and run the stimulus in it; and we can run multiple stimulus automatically by continuously using the vfork to create child process. And in vfork it is visible to the parent process if the child process modified the global variables; on this basis, we realize the stimulus result selfchecking by automatically getting the exception of the stimulus to produce and the exception detect in fact. Integrated the methodologies, we proposed the continuous self-checking validation framework on processor exceptions. In addition, we have researched the exception handling mechanism in heterogeneous system, and successfully transplanted the exceptions validation framework in heterogeneous systems. Keywords- processor exception testing; continually capture processor exceptions; results self-checking; heterogeneous systems I. INTRODUCTION In recent years, with the processor's capabilities improving, the frequency rising, the degree of chip integration growing up, processor architecture has become increasingly complex. Processor verification and testing technology is increasingly important in the entire chip design and development phase. And the testing requirements are also increasing. Processor manufacturers and research institutions are increasingly widespread using the multi-core, many-core or heterogeneous architectures, aimed at obtaining higher performance. How to find design errors and defects in the testing phase as soon as possible is one of the major concerns. In order to find errors quickly and comprehensively, testers need to increase the coverage of testing as high as possible. As an important part of the processor test and verification, the correctness of exception handling mechanism is what we need to focus on. In order to comprehensively test the correctness of exception handling mechanism, the tester usually need to traverse all the processor exceptions. But the number of processor instructions tends to be large, such as AMD64-bit processors have more then 185 generic instructions [1], and Intel-X86 64-bit processors have more than 500 instructions [2]. Each instruction may produce different exceptions. The of exceptions and instructions will bring huge amount of testing. In addition, unlike the usual functional testing procedures, it often terminates the test program when a processor exception occurs. And the results checking need to be manual intervened. Thus, the tester can not automatically run the exception stimulus or check the results through the usual methodologies. And with the tests generating large result data, the testers have to manually check them, which consuming a lot of tests energy and time. It is not only inefficient, but also to introduce new errors. In this paper, we firstly introduce the related art about processor exception handling mechanism. Then we learn the verification technology about exceptions and interrupts. And we propose a validation framework to automatically manage the processor exception stimulus. By studying the processor exception handling mechanism in heterogeneous systems we also propose a validation framework working in the heterogeneous systems. II. RELATED WORK Processor exceptions testing and validation can be implemented by the system call signal() at the user level. Signal() is one of the OS system-calls, which handling processor exceptions and interrupts, supporting to interprocesses communication[3][4]. It can effectively manage signal generation, transmission, processing. It is the technical foundation for process communication, interruption, and switching. A. The signal handling mechanism Linux operating system introduced the signal mechanism to support the handling of the signal. It has two purposes. The first one is to inform the target process with special events. The second one is to specify the handling functions to be call when target process capturing a signal. There are five ways to generate signals in Linux, including exception occurring inside the processor. When an exception is detected by the processor during the instruction execution, it will inform the kernel. For instance, when a division instruction is to be running and its divisor is zero, then the processor will generate a SIGFPE signal; When one /16 $ IEEE DOI /ISPDC

2 load/store instruction to be executed and its source or destination address is inaccessible, then the processor will generate a SIGSGV signal. When a process receives a signal, it has three choices: (1) ignoring it; (2) calling the system default functions; (3) calling the specified signal handling functions, which are explicitly indicated by the users. When an exception occurs during the instructions execution phase, it will generate a signal. The signal will be caught and handled by the operating system. This is one of the usual way for the users carrying out processor exception testing at user-level. B. Exception handling in heterogeneous systems Heterogeneous parallel programming model is the common programming model in heterogeneous systems[5-7]. Taking the MIC processors for example, its host processor is typically a general purpose processor, and its coprocessor server as computing core which running the compact operating system[8]. The heterogeneous systems typically employ the multi-threaded programming model. When the coprocessor detect an exception, it will notify the host core with signal, and then terminate the thread running on it. The host processor must handle both the exceptions from itself and exceptions from coprocessors. Thus, the exception testing methodologies on the general purpose processor may not work in the heterogeneous systems. In our paper, We illustrated the differences between heterogeneous system exception handling mechanism and the single-core general purpose processor. We have to find a way to manage the exception stimulus in heterogeneous. C. Related work The signal handling mechanisms on processors exceptions and interrupts have been studied for many years. And the signal() had been introduced over 30 years, with no essential changes in it. The handling process of exception is almost the same as interrupt. There are lots of researches and applications based on interrupt. In our essay, we refer to the interrupt application management methodologies. Fu-Ching Yang et al who are the researchers in Taiwan's National Sun Yat-sen university, has developed an processor exception verification tool named PEVT[9], which is aimed to verify the external interrupt behaviors of microprocessors, including individual, multiple, and nested interrupts. PEVT integrates interrupt behavior simulation, interrupt behavior monitoring and verification process. It is developed for the designer to capture the external interrupt behaviors for the microprocessor under verification. It automates the management exceptions to run and verify in processors. John Regehr et al from American University of Utah, compares and contrasts threads and interrupts from the point of view of verifying the absence of race conditions [10]. They present a source-to-source transformations methodologies that turn interrupt-driven code into semantically equivalent thread-based code that can be checked by a thread verifier. In addition, the floating-point simulation software in Linux operating system is realized by means of the exception handling by the signal which causing by "device does not exist". When the CPU executes a floating point instruction, the system enters the kernel mode software simulation to calculate the result. In the end, it will return to the user program to continue. Interrupt technology and application have been widely used in X86 series processors. Intel processor interrupt vectors is reserved specifically for user to program. With the exception or interrupt handling system call return the results to the user programs, the software floatingpoint simulations in Linux system and users software interrupts do not terminate the user programs running. In object-oriented language such as C++ or JAVA, you can use try-catch catch the exceptions, such that avoiding termination of the program running. Learning from the techniques and management of exceptions or interrupts described above, we try to seek a way to automatic management technology on the exceptions stimulus. III. THE KEY TECHNOLOGIES In order to comprehensively automatic testing processor exceptions, we propose an automatic validation framework, which is implemented at the user layer. The framework is designed to continuously handling multiple exceptions which generated by the exceptions stimulus who to verify the correctness of the processor exception handling mechanism. A. Child Processes Management To solve the problems that processor exceptions stimulus will exit from the program execution when detecting exceptions, we refer to the child process creating and management which wildly used in Linux system. Linux provides three system calls to create a child process: fork, vfork, and clone. Wherein the child process created by fork() duplicates the resources from the parent process. The parent and child share the same code segment. The child process copy the data and stack segments from the parent process through the famous copy_on_write technology. And the Child process is independent of the parent. When the parent process variables change, the child will create a new copy of the page covered. It requires the dedicated communication mechanisms between the parent and child processes. The child process created by vfork() runs in the parent's address space. It is visible to the parent process with modification from the child. While an child process created, the parent process will be blocked until the child process run exec() or exit() function. The Vfork can reduce unnecessary communication cost between the parent and the child. And that is why we chose it. The clone mechanism is more powerful than the previous twos. It can not only create the child process, but also the brother ones. B. Exceptions Stimulus Automatically Running Technology In order to solve the problem that the users program terminate when exceptions occur, we use vfork() to create

3 child processes and run the exceptions stimulus in it. If the child process encounters an exception, it will return to the parent process to continue after the exception handling completed. If the child process doesn t encounter any exceptions and it will call the exit() to return to the parent process. To do that, we achieve the purpose of continuously and automatically run the exception stimulus. On this basis, we propose the exceptions continuous capture and handling technology. Its main idea shown in Fig 1.And algorithm 1 shows the detail implementation process. step1: Organize the exceptions stimulus as functions; step2: Select one exception stimuli which not running yet and jump to step3; if no then jump to step6. step3: Create a child process by calling vfork(), and run the exception stimuli in it; step4: Does the child process detects exceptions? If no, then it calls the exit() and returns to the parent process. If yes, then it will entry to the exception handling functions. step5: Go to step3 continue to run; step6: End the running and exit. Algorithm. 1. Exceptions stimulus automatically running framework As the algorithm 1 described above, we call the vfork() to create a child process and run the exception stimulus in it. When an exception occurs in the child process, then the system call the exception handler functions. When the exception handling ends,it terminates the child process and returns to the parent process. If no exception occurs, and when the child process running is completed, it calls the exit() and returns to the parent process. By doing this, we continuously run the stimulus without terminating during the whole management program running. This is the foundation to support automatically running the exception stimulus. NO created the child process for runing the stimulus Stimulus running in the child process exception stimulus sets Is there untreated test stimulus YES Test end and exit Process the Exception in exception processing function Figure 1. The automatically running framework Reccleing child processes resources Does catching exception? mal Exit form the Child Process C. Exceptions self-checking technology In order to continuously run the stimulus and verify the correctness of the exception handling mechanism, we must find out the way to check the results of stimulus. Here we propose the exceptions self-checking technology. To support the exceptions self-checking, we firstly establish the relationship between the exception stimulus and results-checksum. For example, we preset enumeration in the manage programs, its possible elements are as follow: _CHKDEFT, _RSTDEFT, _SIGILL, FPE_INV, FPE_DZE, FPE_OVF, FPE_UNF, FPE_IOV, _SIGSYS, _SIGSEGV, _SIGBUS, _SIGOTHER. If the stimuli to be produce SIGFPE signal and the divisor is ZERO, then we associate it with enum value FPE_DZE. If the stimuli to be produce SIGILL signal, then we associate it with enum value _SIGILL. In the stimulus functions, we set the result-tocheck variable to the according value, which must set before any exceptions may occur. Meanwhile, to support self-checking the results, we must know that it to be trigger which exception type. To this end, we need to rewrite the signal handler functions which all the possible exceptions involved. Specifically, in the exception handler, we set the result-type variables to the corresponding enum value. For example, we set it to _SIGSEGV in SIGSEGV signal handling function, _SIGILL in SIGILL signal handler. It should be noted that, to support the self-checking results, result-type and result-to-check variables must to be defined as global variables. In this case, any modification to the variables from child processes are visible to the parent. Thus, it is very convenient to implementing the result-tocheck presetting and result-type register, which is the key to self-checking. Again, this is why we chose vfork mechanism. Finally, in the management program we check result-tocheck and result-type variables. If they are the same, we print Testing is pass. If not, then print test failed and notify the testers. Algorithm 2 shows the ideas of results self-checking technology. step1: establish the relationship between the exception stimulus and results-checksum; step2: preset the result-to-check variables value in stimulus; step3: rewrite the signal handler functions which all the possible exceptions involved, and set the result-type variables. step4: running the stimulus in the manage program described in 3.2 section. step5: checking the result-to-check and result-type variables; step6: print the checking results. Algorithm. 2. Exception results self-checking technology D. The continuously self-checking validation framework ed with the exceptions continuous capture and handling technology and the exceptions self-checking technology, we propose the continuous self-checking validation framework on processor exceptions. Fig 2. shown its implementation process. In the framework we realized the management program with self-checking. In this framework, the exception stimulus will be organized as function lists firstly. Then, through using the exceptions continuous capture and handling technology, stimulus will be run one by one. At last, the framework checks the results. In this way, we achieve the

4 aim to continuously running the exception stimulus and checking the validation results automatically. The framework implementation is carried out at the user level. The technologies involved are general-purpose technologies which are wildly used. The exception stimulus are prepared by the C and assembly language. The framework does not require the operating system and compiler to provide additional supports. It can be realized by existing technology. So, it is a practical way to achieve automatic managing the processor exceptions. Start Construction of exception stimulus set END and EXIT Call the exceptionhandlers and modify the exception-result variables Checking the results rmaly exit from child process Start Construction of exception stimulus set in signal() setting the co-processor exception types to catch Refinement exception classify Reimplement the exception handler (Added the support for exception-result variable handling ) Organized the exception sitmulus as functions End and exit Call the coprocessor exception-handlers and modify the exceptionresult variables Checking the rsults Catch exceptions? coprocessor running the stimulus Create the threads running on coprocessors Initialized the exception checking variables and exception-result variables Is there untreated test stimulus rmaly exit from threads in signal() setting the exception types to catch Refinement exception classify Reimplement the exception handler (Added the support for exception-result variable handling ) Organized the exception sitmulus as functions Figure 2. The automatically running framework Catching exceptions? created the child process and runing the stimulus in it Initialized the exception checking variables and exception-result variables Is there untreated test stimulus E. The Framework in Heterogeneous Systems Heterogeneous systems generally take the multi-threaded programming models. When the host processor detects a processor exception, the system will catch and handle it by the signal handling mechanism, which is consistent with the general purpose processor. In the heterogeneous system, the host processor needs to handle the exceptions from the coprocessors. When the coprocessor detect an exception,the system will sent a signal to the host processor, and then the host processor to be handle the signal [11-12]. To support coprocessors exception capture and handling, the heterogeneous systems redefine the coprocessor exception types and provide a series of exception handling exceptions functions corresponding. We have known that the coprocessors exceptions will be handled by the host processor in the heterogeneous system. How do we continuously automatically capture and verify the exception stimulus which running in the coprocessors? Similar to the exception validation framework in general purpose processor, we firstly create the management program which running in the host processor; then we create the threads to be running in the coprocessor; and we run the exception stimulus in the coprocessors threads. Figure 3. The exceptions validation framework in Heterogeneous Systems To support the results self-checking, we need to preset the result-to-check in stimulus and set result-type variables in signal handing functions, which are the same way as the framework implement described above. Let s return back to exceptions validation framework in heterogeneous systems. The coprocessor run the exception stimulus and set the result-to-check variable. If the coprocessor detects an exception, it sent a signal to the host and then entry to the host to handle the signal, where the result-type variable will be set; if no exception detect, the coprocessor s thread will be ended normally and the resulttype variable will set to be _CHKDEFT. To do that, we aim at self-checking the stimulus results. The heterogeneous systems framework implementation process has been shown in Fig 3. IV. EXPERIMENTS AND ANALYSIS In the previous section we proposed the processor exceptions validation framework, and we tried this in the X86 processor and the autonomous heterogeneous manycore processor DFMC prototype system(deeply fused and heterogeneous many-core) [6]. Before the experiments, we have counted the s number of the instructions and the exceptions of the host processor and coprocessor in DFMC systems. Due to the large number of instructions, the of instructions and exceptions will be huge. Given the instructions similarity with the same type, we traverse all the possible exceptions of one type instead of the possible of the instructions and exceptions. To do that, we can cover all the check points under the instruction type. In tables 1 and table 2, we list the s of instructions and exceptions, actual, as well as s. TABLE I. Stimulus Number THE CONTRAST OF EXCEPTIONS TESTING WORKLOAD IN HOST PROCESSORS

5 Manual methodologie s framework The rates reduced % 97.82% - Speedup In the Tables, the number is the product of the instructions number and the number of the exceptions type; the actual one is the sum of exceptions which all the instructions may occur; the one is sum of exceptions which all the instruction types may occur. As can be seen from Table 1 and Table 2, we can greatly reduce the testing works without substantial loss of test coverage when we chose the ones. And by using the exceptions validation framework, we can reduce the times of the stimulus submit. We just need to submit one time in the framework and it would to be automatically running the stimulus and self-checking the results of stimulus in one single processor. In addition, the validation framework can work with self-checking results; it helps for the testers to realize checking the processors exceptions in batch. TABLE II. THE CONTRAST OF EXCEPTIONS TESTING WORKLOAD IN COPROCESSORS Stimulus Number Manual methodologies framework The rates reduced % 97.92% - Speedup As experimental results shown, compared to the traditional manual methodologies, in framework we have realized automatic submission, running in batch, selfchecking the results. To do that, it greatly reduces the workload of the tester, and greatly improves the efficiency of the test. V. CONCLUSION This paper analyses problems in processor exceptions testing. To solve the problems, we propose a continuous selfchecking validation framework on processor exceptions. Under the framework testers could automatically run multiple exceptions stimulus uninterrupted and continuously capture the exceptions which produced by the stimulus; and the framework supports testers to self-checking the testing results automatically. Under the framework, we can automatically run the stimulus and check the tests results. Therefore by running the stimulus in the framework, we can manage the exceptions stimulus as the same way as the usual functions testing stimulus. In the process of implement the processor exception testing, we found out that the workloads are great and redundant. We present one method that travels the each instructions types exceptions instead of any exceptions the instructions sets may produce. It satisfies the require of testing coverage and cut the redundant workload greatly. The exception validation framework is practical, operable, and with strong portability. We have successfully transplanted the exceptions validation framework in heterogeneous systems to test the coprocessor exceptions handling mechanism. Next, we will study the exceptions stimulus comprehensiveness with the minimal exception stimulus covering the entire processors exception handling mechanism. We will also study the framework s efficiency and performance in future. References [1] AMD64 Architecture Programmer s Manual Volume 3:General- Purpose and System Instructions, [2] Intel 64 and IA-32 Architectures Software Developer s Manual Volume 2 (2A, 2B & 2C): Instruction Set Reference, A-Z, [3] Daniel, P. Bovet, and Marco Cesati, Understanding the Linux Kernel, O REILLY, [4] Michael Kerrisk, The Linux programming interface: A Linux and UNIX System Programming Handbook, Stach Press, [5] J. Montrym, S. Oberman, J. Nickolls, and E. Lindholm, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Computer Society, [6] Zheng Fang, Shen Li, Li Hongliang, and Xie Xianghui, Lightweight Error Recovery Techniques of Many-Core Processor in High Performance Computing, Journal of Computer Research and Development.52(6), pp , [7] Gao Jiangang, Research Progress and Key Technology of Manycore Processors, High Performance Computing Technology, [8] Zheng Yan, Wang Junqi, and Yin Hongwu, Research on Key Technologies of Manycore Operating System, High Performance Computing Technology, [9] Fu-Ching Yang, Wen-Kai Huang, Jing-Kun Zhong, and Ing-Jer Huang, Automatic Verification of External Interrupt Behaviors for Microprocessor Design, IEEE Transactions On Computer -Aided Design Of Integrated Circuits And Systems, VOL. 27, NO. 9, [10] John Regehr, and Nathan Cooprider, Interrupt Verification via Thread Verification, Electronic tes in Theoretical Computer Science, vol.174, pp , [11] Zilles C.B., Emer J.S., and Sohi, G.S., The Use of Multithreading for Exception Handling, Microarchitecture, MICRO-32. Proceedings. 32nd Annual International Symposium on, [12] Luo Wei, and Chen Wei, Research on ISP Modeling for Heterogeneous Processor, High Performance Computing Technology,

Test Cases Generation from UML Activity Diagrams

Test Cases Generation from UML Activity Diagrams Eighth ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing Test Cases Generation from UML Activity Diagrams Hyungchoul Kim, Sungwon

More information

Chapter 4 Multithreaded Programming

Chapter 4 Multithreaded Programming Chapter 4 Multithreaded Programming Da-Wei Chang CSIE.NCKU Source: Abraham Silberschatz, Peter B. Galvin, and Greg Gagne, "Operating System Concepts", 9th Edition, Wiley. 1 1 Outline Overview Multithreading

More information

Chapter 4: Threads. Overview Multithreading Models Threading Issues Pthreads Windows XP Threads Linux Threads Java Threads. Operating System Concepts

Chapter 4: Threads. Overview Multithreading Models Threading Issues Pthreads Windows XP Threads Linux Threads Java Threads. Operating System Concepts Chapter 4: Threads Chapter 4: Threads Overview Multithreading Models Threading Issues Pthreads Windows XP Threads Linux Threads Java Threads 4.2 Silberschatz, Galvin and Gagne 2005 Single and Multithreaded

More information

Lecture Topics. Announcements. Today: Threads (Stallings, chapter , 4.6) Next: Concurrency (Stallings, chapter , 5.

Lecture Topics. Announcements. Today: Threads (Stallings, chapter , 4.6) Next: Concurrency (Stallings, chapter , 5. Lecture Topics Today: Threads (Stallings, chapter 4.1-4.3, 4.6) Next: Concurrency (Stallings, chapter 5.1-5.4, 5.7) 1 Announcements Make tutorial Self-Study Exercise #4 Project #2 (due 9/20) Project #3

More information

Chapter 4: Threads. Operating System Concepts. Silberschatz, Galvin and Gagne

Chapter 4: Threads. Operating System Concepts. Silberschatz, Galvin and Gagne Chapter 4: Threads Silberschatz, Galvin and Gagne Chapter 4: Threads Overview Multithreading Models Thread Libraries Threading Issues Operating System Examples Linux Threads 4.2 Silberschatz, Galvin and

More information

Chapter 4: Threads. Chapter 4: Threads

Chapter 4: Threads. Chapter 4: Threads Chapter 4: Threads Silberschatz, Galvin and Gagne 2009 Chapter 4: Threads Overview Multithreading Models Thread Libraries Threading Issues Operating System Examples Windows XP Threads Linux Threads 4.2

More information

Chapter 5: Threads. Overview Multithreading Models Threading Issues Pthreads Windows XP Threads Linux Threads Java Threads

Chapter 5: Threads. Overview Multithreading Models Threading Issues Pthreads Windows XP Threads Linux Threads Java Threads Chapter 5: Threads Overview Multithreading Models Threading Issues Pthreads Windows XP Threads Linux Threads Java Threads 5.1 Silberschatz, Galvin and Gagne 2003 More About Processes A process encapsulates

More information

CS 450 Operating System Week 4 Lecture Notes

CS 450 Operating System Week 4 Lecture Notes CS 450 Operating System Week 4 Lecture Notes Reading: Operating System Concepts (7 th Edition) - Silberschatz, Galvin, Gagne Chapter 5 - Pages 129 147 Objectives: 1. Explain the main Objective of Threads

More information

Analysis and Research on Improving Real-time Performance of Linux Kernel

Analysis and Research on Improving Real-time Performance of Linux Kernel Analysis and Research on Improving Real-time Performance of Linux Kernel BI Chun-yue School of Electronics and Computer/ Zhejiang Wanli University/Ningbo, China ABSTRACT With the widespread application

More information

EI 338: Computer Systems Engineering (Operating Systems & Computer Architecture)

EI 338: Computer Systems Engineering (Operating Systems & Computer Architecture) EI 338: Computer Systems Engineering (Operating Systems & Computer Architecture) Dept. of Computer Science & Engineering Chentao Wu wuct@cs.sjtu.edu.cn Download lectures ftp://public.sjtu.edu.cn User:

More information

Lecture 4 Threads. (chapter 4)

Lecture 4 Threads. (chapter 4) Bilkent University Department of Computer Engineering CS342 Operating Systems Lecture 4 Threads (chapter 4) Dr. İbrahim Körpeoğlu http://www.cs.bilkent.edu.tr/~korpe 1 References The slides here are adapted/modified

More information

COSC243 Part 2: Operating Systems

COSC243 Part 2: Operating Systems COSC243 Part 2: Operating Systems Lecture 16: Threads and data sharing Zhiyi Huang Dept. of Computer Science, University of Otago Zhiyi Huang (Otago) COSC243 Lecture 16 1 / 24 Overview Last lecture: Hierarchical

More information

I.-C. Lin, Assistant Professor. Textbook: Operating System Concepts 8ed CHAPTER 4: MULTITHREADED PROGRAMMING

I.-C. Lin, Assistant Professor. Textbook: Operating System Concepts 8ed CHAPTER 4: MULTITHREADED PROGRAMMING I.-C. Lin, Assistant Professor. Textbook: Operating System Concepts 8ed CHAPTER 4: MULTITHREADED PROGRAMMING Chapter 4: Multithreaded Programming Overview Multithreading Models Thread Libraries Threading

More information

OVERHEADS ENHANCEMENT IN MUTIPLE PROCESSING SYSTEMS BY ANURAG REDDY GANKAT KARTHIK REDDY AKKATI

OVERHEADS ENHANCEMENT IN MUTIPLE PROCESSING SYSTEMS BY ANURAG REDDY GANKAT KARTHIK REDDY AKKATI CMPE 655- MULTIPLE PROCESSOR SYSTEMS OVERHEADS ENHANCEMENT IN MUTIPLE PROCESSING SYSTEMS BY ANURAG REDDY GANKAT KARTHIK REDDY AKKATI What is MULTI PROCESSING?? Multiprocessing is the coordinated processing

More information

Visualizing Data Flow and Control Signaling Inside the Microprocessor

Visualizing Data Flow and Control Signaling Inside the Microprocessor Visualizing Data Flow and Control Signaling Inside the Microprocessor Ms. Isha Sharma 1, Mrs. Neha Sharma 2, Mr. Jitender Chhabra 3 1 M.Tech. Scholar, SGTIET, Gurgaon. 2 Asst. Professor, SGTIET, Gurgaon

More information

Abstract 1. Introduction

Abstract 1. Introduction Jaguar: A Distributed Computing Environment Based on Java Sheng-De Wang and Wei-Shen Wang Department of Electrical Engineering National Taiwan University Taipei, Taiwan Abstract As the development of network

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction Hsung-Pin Chang Department of Computer Science National Chung Hsing University Preference On the basis of 2.4.18 of the Linux kernel www.kernel.org Linux source code is contained

More information

Research on Software Scheduling Technology Based on Multi-Buffered Parallel Encryption

Research on Software Scheduling Technology Based on Multi-Buffered Parallel Encryption International Conference on Manufacturing Science and Engineering (ICMSE 2015) Research on Software Scheduling Technology Based on Multi-Buffered Parallel Encryption Zeng Rong 1, a, Xia Wei 2, Wang Hongkai

More information

A New Method Of VPN Based On LSP Technology

A New Method Of VPN Based On LSP Technology 2nd Joint International Information Technology, Mechanical and Electronic Engineering Conference (JIMEC 2017) A New Method Of VPN Based On LSP Technology HaiJun Qing 1, 2 1, 2, ChaoXiang Liang, LiPing

More information

OPERATING SYSTEM. Chapter 4: Threads

OPERATING SYSTEM. Chapter 4: Threads OPERATING SYSTEM Chapter 4: Threads Chapter 4: Threads Overview Multicore Programming Multithreading Models Thread Libraries Implicit Threading Threading Issues Operating System Examples Objectives To

More information

Preliminary Research on Distributed Cluster Monitoring of G/S Model

Preliminary Research on Distributed Cluster Monitoring of G/S Model Available online at www.sciencedirect.com Physics Procedia 25 (2012 ) 860 867 2012 International Conference on Solid State Devices and Materials Science Preliminary Research on Distributed Cluster Monitoring

More information

Announcement. Exercise #2 will be out today. Due date is next Monday

Announcement. Exercise #2 will be out today. Due date is next Monday Announcement Exercise #2 will be out today Due date is next Monday Major OS Developments 2 Evolution of Operating Systems Generations include: Serial Processing Simple Batch Systems Multiprogrammed Batch

More information

Chapter 4: Threads. Overview Multithreading Models Thread Libraries Threading Issues Operating System Examples Windows XP Threads Linux Threads

Chapter 4: Threads. Overview Multithreading Models Thread Libraries Threading Issues Operating System Examples Windows XP Threads Linux Threads Chapter 4: Threads Overview Multithreading Models Thread Libraries Threading Issues Operating System Examples Windows XP Threads Linux Threads Chapter 4: Threads Objectives To introduce the notion of a

More information

CS307: Operating Systems

CS307: Operating Systems CS307: Operating Systems Chentao Wu 吴晨涛 Associate Professor Dept. of Computer Science and Engineering Shanghai Jiao Tong University SEIEE Building 3-513 wuct@cs.sjtu.edu.cn Download Lectures ftp://public.sjtu.edu.cn

More information

Process and Its Image An operating system executes a variety of programs: A program that browses the Web A program that serves Web requests

Process and Its Image An operating system executes a variety of programs: A program that browses the Web A program that serves Web requests Recap of the Last Class System protection and kernel mode System calls and the interrupt interface Processes Process concept A process s image in a computer Operations on processes Context switches and

More information

Baoping Wang School of software, Nanyang Normal University, Nanyang , Henan, China

Baoping Wang School of software, Nanyang Normal University, Nanyang , Henan, China doi:10.21311/001.39.7.41 Implementation of Cache Schedule Strategy in Solid-state Disk Baoping Wang School of software, Nanyang Normal University, Nanyang 473061, Henan, China Chao Yin* School of Information

More information

Outline. Threads. Single and Multithreaded Processes. Benefits of Threads. Eike Ritter 1. Modified: October 16, 2012

Outline. Threads. Single and Multithreaded Processes. Benefits of Threads. Eike Ritter 1. Modified: October 16, 2012 Eike Ritter 1 Modified: October 16, 2012 Lecture 8: Operating Systems with C/C++ School of Computer Science, University of Birmingham, UK 1 Based on material by Matt Smart and Nick Blundell Outline 1 Concurrent

More information

DELIVERY SERVER FOR INTEGRATING DIFFERENT VIDEO SURVEILLANCE NETWORK SYSTEMS

DELIVERY SERVER FOR INTEGRATING DIFFERENT VIDEO SURVEILLANCE NETWORK SYSTEMS DELIVERY SERVER FOR INTEGRATING DIFFERENT VIDEO SURVEILLANCE NETWORK SYSTEMS Shi Fang Bachelor of Computer Engineering/Master of Biomedical Engineering University of New South Wales, Australia fang.sam@gmail.com

More information

Research on the Application of Digital Images Based on the Computer Graphics. Jing Li 1, Bin Hu 2

Research on the Application of Digital Images Based on the Computer Graphics. Jing Li 1, Bin Hu 2 Applied Mechanics and Materials Online: 2014-05-23 ISSN: 1662-7482, Vols. 556-562, pp 4998-5002 doi:10.4028/www.scientific.net/amm.556-562.4998 2014 Trans Tech Publications, Switzerland Research on the

More information

A Translation Framework for Automatic Translation of Annotated LLVM IR into OpenCL Kernel Function

A Translation Framework for Automatic Translation of Annotated LLVM IR into OpenCL Kernel Function A Translation Framework for Automatic Translation of Annotated LLVM IR into OpenCL Kernel Function Chen-Ting Chang, Yu-Sheng Chen, I-Wei Wu, and Jyh-Jiun Shann Dept. of Computer Science, National Chiao

More information

Chapter 4: Threads. Chapter 4: Threads. Overview Multicore Programming Multithreading Models Thread Libraries Implicit Threading Threading Issues

Chapter 4: Threads. Chapter 4: Threads. Overview Multicore Programming Multithreading Models Thread Libraries Implicit Threading Threading Issues Chapter 4: Threads Silberschatz, Galvin and Gagne 2013 Chapter 4: Threads Overview Multicore Programming Multithreading Models Thread Libraries Implicit Threading Threading Issues 4.2 Silberschatz, Galvin

More information

CSCE Operating Systems Interrupts, Exceptions, and Signals. Qiang Zeng, Ph.D. Fall 2018

CSCE Operating Systems Interrupts, Exceptions, and Signals. Qiang Zeng, Ph.D. Fall 2018 CSCE 311 - Operating Systems Interrupts, Exceptions, and Signals Qiang Zeng, Ph.D. Fall 2018 Previous Class Process state transition Ready, blocked, running Call Stack Execution Context Process switch

More information

Process Description and Control

Process Description and Control Process Description and Control 1 Process:the concept Process = a program in execution Example processes: OS kernel OS shell Program executing after compilation www-browser Process management by OS : Allocate

More information

ECE 650 Systems Programming & Engineering. Spring 2018

ECE 650 Systems Programming & Engineering. Spring 2018 ECE 650 Systems Programming & Engineering Spring 2018 User Space / Kernel Interaction Tyler Bletsch Duke University Slides are adapted from Brian Rogers (Duke) Operating System Services User and other

More information

Chapter 4: Threads. Operating System Concepts 9 th Edit9on

Chapter 4: Threads. Operating System Concepts 9 th Edit9on Chapter 4: Threads Operating System Concepts 9 th Edit9on Silberschatz, Galvin and Gagne 2013 Chapter 4: Threads 1. Overview 2. Multicore Programming 3. Multithreading Models 4. Thread Libraries 5. Implicit

More information

Research on Improvement of Structure Optimization of Cross-type BOM and Related Traversal Algorithm

Research on Improvement of Structure Optimization of Cross-type BOM and Related Traversal Algorithm , pp.153-157 http://dx.doi.org/10.14257/astl.2013.31.34 Research on Improvement of Structure Optimization of Cross-type BOM and Related Traversal Algorithm XiuLin Sui 1, an Teng 2, XinLing Zhao 3, ongqiu

More information

Wireless Smart Home Security System Based on Android

Wireless Smart Home Security System Based on Android 2017 2 nd International Conference on Artificial Intelligence and Engineering Applications (AIEA 2017) ISBN: 978-1-60595-485-1 Wireless Smart Home Security System Based on Android LIANGYU CHEN, SEN ZHANG

More information

CHAPTER 11: IMPLEMENTING FILE SYSTEMS (COMPACT) By I-Chen Lin Textbook: Operating System Concepts 9th Ed.

CHAPTER 11: IMPLEMENTING FILE SYSTEMS (COMPACT) By I-Chen Lin Textbook: Operating System Concepts 9th Ed. CHAPTER 11: IMPLEMENTING FILE SYSTEMS (COMPACT) By I-Chen Lin Textbook: Operating System Concepts 9th Ed. File-System Structure File structure Logical storage unit Collection of related information File

More information

Design and Implementation of Remote Medical Monitoring System for. Homecare

Design and Implementation of Remote Medical Monitoring System for. Homecare 2nd International Conference on Electronics, Network and Computer Engineering (ICENCE 2016) Design and Implementation of Remote Medical Monitoring System for Homecare Juan Zhong1, a, * Hua Liao2, b 1 College

More information

ANALYSIS AND EVALUATION OF DISTRIBUTED DENIAL OF SERVICE ATTACKS IDENTIFICATION METHODS

ANALYSIS AND EVALUATION OF DISTRIBUTED DENIAL OF SERVICE ATTACKS IDENTIFICATION METHODS ANALYSIS AND EVALUATION OF DISTRIBUTED DENIAL OF SERVICE ATTACKS IDENTIFICATION METHODS Saulius Grusnys, Ingrida Lagzdinyte Kaunas University of Technology, Department of Computer Networks, Studentu 50,

More information

Chapter 4: Multithreaded Programming

Chapter 4: Multithreaded Programming Chapter 4: Multithreaded Programming Silberschatz, Galvin and Gagne 2013! Chapter 4: Multithreaded Programming Overview Multicore Programming Multithreading Models Threading Issues Operating System Examples

More information

The Establishment of Large Data Mining Platform Based on Cloud Computing. Wei CAI

The Establishment of Large Data Mining Platform Based on Cloud Computing. Wei CAI 2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 The Establishment of Large Data Mining Platform Based on Cloud Computing

More information

4.8 Summary. Practice Exercises

4.8 Summary. Practice Exercises Practice Exercises 191 structures of the parent process. A new task is also created when the clone() system call is made. However, rather than copying all data structures, the new task points to the data

More information

The Application of CAN Bus in Intelligent Substation Automation System Yuehua HUANG 1, a, Ruiyong LIU 2, b, Peipei YANG 3, C, Dongxu XIANG 4,D

The Application of CAN Bus in Intelligent Substation Automation System Yuehua HUANG 1, a, Ruiyong LIU 2, b, Peipei YANG 3, C, Dongxu XIANG 4,D International Power, Electronics and Materials Engineering Conference (IPEMEC 2015) The Application of CAN Bus in Intelligent Substation Automation System Yuehua HUANG 1, a, Ruiyong LIU 2, b, Peipei YANG

More information

Operating Systems 2 nd semester 2016/2017. Chapter 4: Threads

Operating Systems 2 nd semester 2016/2017. Chapter 4: Threads Operating Systems 2 nd semester 2016/2017 Chapter 4: Threads Mohamed B. Abubaker Palestine Technical College Deir El-Balah Note: Adapted from the resources of textbox Operating System Concepts, 9 th edition

More information

Simulating a Finite State Mobile Agent System

Simulating a Finite State Mobile Agent System Simulating a Finite State Mobile Agent System Liu Yong, Xu Congfu, Chen Yanyu, and Pan Yunhe College of Computer Science, Zhejiang University, Hangzhou 310027, P.R. China Abstract. This paper analyzes

More information

Parallel Processing of Multimedia Data in a Heterogeneous Computing Environment

Parallel Processing of Multimedia Data in a Heterogeneous Computing Environment Parallel Processing of Multimedia Data in a Heterogeneous Computing Environment Heegon Kim, Sungju Lee, Yongwha Chung, Daihee Park, and Taewoong Jeon Dept. of Computer and Information Science, Korea University,

More information

A Balancing Algorithm in Wireless Sensor Network Based on the Assistance of Approaching Nodes

A Balancing Algorithm in Wireless Sensor Network Based on the Assistance of Approaching Nodes Sensors & Transducers 2013 by IFSA http://www.sensorsportal.com A Balancing Algorithm in Wireless Sensor Network Based on the Assistance of Approaching Nodes 1,* Chengpei Tang, 1 Jiao Yin, 1 Yu Dong 1

More information

Processes in linux. What s s a process? process? A dynamically executing instance of a program. David Morgan. David Morgan

Processes in linux. What s s a process? process? A dynamically executing instance of a program. David Morgan. David Morgan Processes in linux David Morgan What s s a process? process? A dynamically executing instance of a program 1 Constituents of a process its code data various attributes OS needs to manage it OS keeps track

More information

Research Article Modeling and Simulation Based on the Hybrid System of Leasing Equipment Optimal Allocation

Research Article Modeling and Simulation Based on the Hybrid System of Leasing Equipment Optimal Allocation Discrete Dynamics in Nature and Society Volume 215, Article ID 459381, 5 pages http://dxdoiorg/11155/215/459381 Research Article Modeling and Simulation Based on the Hybrid System of Leasing Equipment

More information

A Training Simulator for PD Detection Personnel

A Training Simulator for PD Detection Personnel Journal of Power and Energy Engineering, 2014, 2, 573-578 Published Online April 2014 in SciRes. http://www.scirp.org/journal/jpee http://dx.doi.org/10.4236/jpee.2014.24077 A Training Simulator for PD

More information

3.1 Introduction. Computers perform operations concurrently

3.1 Introduction. Computers perform operations concurrently PROCESS CONCEPTS 1 3.1 Introduction Computers perform operations concurrently For example, compiling a program, sending a file to a printer, rendering a Web page, playing music and receiving e-mail Processes

More information

Chapter 4: Threads. Chapter 4: Threads

Chapter 4: Threads. Chapter 4: Threads Chapter 4: Threads Silberschatz, Galvin and Gagne 2013 Chapter 4: Threads Overview Multicore Programming Multithreading Models Thread Libraries Implicit Threading Threading Issues Operating System Examples

More information

Design and Implementation of a Random Access File System for NVRAM

Design and Implementation of a Random Access File System for NVRAM This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Design and Implementation of a Random Access

More information

Exam Guide COMPSCI 386

Exam Guide COMPSCI 386 FOUNDATIONS We discussed in broad terms the three primary responsibilities of an operating system. Describe each. What is a process? What is a thread? What parts of a process are shared by threads? What

More information

CS 326: Operating Systems. Process Execution. Lecture 5

CS 326: Operating Systems. Process Execution. Lecture 5 CS 326: Operating Systems Process Execution Lecture 5 Today s Schedule Process Creation Threads Limited Direct Execution Basic Scheduling 2/5/18 CS 326: Operating Systems 2 Today s Schedule Process Creation

More information

IPv4 and IPv6 Client-Server Designs: The Sockets Performance

IPv4 and IPv6 Client-Server Designs: The Sockets Performance IPv4 and IPv6 Client-Server Designs: The Sockets Performance Teddy Mantoro, Media A. Ayu, Amir Borovac and Aqqiela Z. Z. Zay Department of Computer Science, KICT International Islamic University Malaysia,

More information

Memory Models. Registers

Memory Models. Registers Memory Models Most machines have a single linear address space at the ISA level, extending from address 0 up to some maximum, often 2 32 1 bytes or 2 64 1 bytes. Some machines have separate address spaces

More information

Application of SQL in Data Management about TBM Breaking Test Machine

Application of SQL in Data Management about TBM Breaking Test Machine IOP Conference Series: Materials Science and Engineering PAPER OPEN ACCESS Application of SQL in Data Management about TBM Breaking Test Machine To cite this article: Zinan Wang et al 2018 IOP Conf. Ser.:

More information

The Comparative Study of Machine Learning Algorithms in Text Data Classification*

The Comparative Study of Machine Learning Algorithms in Text Data Classification* The Comparative Study of Machine Learning Algorithms in Text Data Classification* Wang Xin School of Science, Beijing Information Science and Technology University Beijing, China Abstract Classification

More information

SYSTEM OF PREVIEW AND DETECTION BASED ON NETWORK VIRTUAL EXPERIMENT

SYSTEM OF PREVIEW AND DETECTION BASED ON NETWORK VIRTUAL EXPERIMENT SYSTEM OF PREVIEW AND DETECTION BASED ON NETWORK VIRTUAL EXPERIMENT 1 BANGLI SHI, 2 YI YANG, 3 PENG XU 1,3 Lecturer, 2 Assoc. Prof., College of Electronic Information and Automation, Chongqing University

More information

Principles of Operating Systems CS 446/646

Principles of Operating Systems CS 446/646 Principles of Operating Systems CS 446/646 5. Input/Output a. Overview of the O/S Role in I/O b. Principles of I/O Hardware c. I/O Software Layers Overview of the I/O software Interrupt handlers Device

More information

The principle of a fulltext searching instrument and its application research Wen Ju Gao 1, a, Yue Ou Ren 2, b and Qiu Yan Li 3,c

The principle of a fulltext searching instrument and its application research Wen Ju Gao 1, a, Yue Ou Ren 2, b and Qiu Yan Li 3,c International Conference on Education, Management, Commerce and Society (EMCS 2015) The principle of a fulltext searching instrument and its application research Wen Ju Gao 1, a, Yue Ou Ren 2, b and Qiu

More information

Processes and Threads

Processes and Threads COS 318: Operating Systems Processes and Threads Kai Li and Andy Bavier Computer Science Department Princeton University http://www.cs.princeton.edu/courses/archive/fall13/cos318 Today s Topics u Concurrency

More information

Chapter 4: Multithreaded

Chapter 4: Multithreaded Chapter 4: Multithreaded Programming Chapter 4: Multithreaded Programming Overview Multithreading Models Thread Libraries Threading Issues Operating-System Examples 2009/10/19 2 4.1 Overview A thread is

More information

IT 540 Operating Systems ECE519 Advanced Operating Systems

IT 540 Operating Systems ECE519 Advanced Operating Systems IT 540 Operating Systems ECE519 Advanced Operating Systems Prof. Dr. Hasan Hüseyin BALIK (3 rd Week) (Advanced) Operating Systems 3. Process Description and Control 3. Outline What Is a Process? Process

More information

Frysk 1, Kernel 0? Andrew Cagney Red Hat Canada, Inc. Abstract. 1 Overview. 2 The Frysk Project

Frysk 1, Kernel 0? Andrew Cagney Red Hat Canada, Inc. Abstract. 1 Overview. 2 The Frysk Project Frysk 1, 0? Andrew Cagney Red Hat Canada, Inc. cagney@redhat.com Abstract Frysk is a user-level, always-on, execution analysis and debugging tool designed to work on large applications running on current

More information

Log System Based on Software Testing System Design And Implementation

Log System Based on Software Testing System Design And Implementation 4th International Conference on Mechatronics, Materials, Chemistry and Computer Engineering (ICMMCCE 2015) Log System Based on Software Testing System Design And Implementation Yan Liu1, a, Dahai Jin1,

More information

3rd International Conference on Mechanical Engineering and Intelligent Systems (ICMEIS 2015)

3rd International Conference on Mechanical Engineering and Intelligent Systems (ICMEIS 2015) 3rd International Conference on Mechanical Engineering and Intelligent Systems (ICMEIS 2015) Development Of SSP510 Frequency Voltage Emergency Control Device Qinghua Si 1,2,a *, Zhukun Li 1,2, Yunsong

More information

Process management. What s in a process? What is a process? The OS s process namespace. A process s address space (idealized)

Process management. What s in a process? What is a process? The OS s process namespace. A process s address space (idealized) Process management CSE 451: Operating Systems Spring 2012 Module 4 Processes Ed Lazowska lazowska@cs.washington.edu Allen Center 570 This module begins a series of topics on processes, threads, and synchronization

More information

Processes. Process Concept

Processes. Process Concept Processes These slides are created by Dr. Huang of George Mason University. Students registered in Dr. Huang s courses at GMU can make a single machine readable copy and print a single copy of each slide

More information

The ESB dynamic routing strategy in the low bandwidth network environment

The ESB dynamic routing strategy in the low bandwidth network environment Journal of Network Computing and Applications (2016) 1: 26-32 Clausius Scientific Press, Canada The ESB dynamic routing strategy in the low bandwidth network environment Wei Huang1,a, Kangyi Luo1, Baocheng

More information

An Adaptive Threshold LBP Algorithm for Face Recognition

An Adaptive Threshold LBP Algorithm for Face Recognition An Adaptive Threshold LBP Algorithm for Face Recognition Xiaoping Jiang 1, Chuyu Guo 1,*, Hua Zhang 1, and Chenghua Li 1 1 College of Electronics and Information Engineering, Hubei Key Laboratory of Intelligent

More information

Static Analysis of Embedded C Code

Static Analysis of Embedded C Code Static Analysis of Embedded C Code John Regehr University of Utah Joint work with Nathan Cooprider Relevant features of C code for MCUs Interrupt-driven concurrency Direct hardware access Whole program

More information

* What are the different states for a task in an OS?

* What are the different states for a task in an OS? * Kernel, Services, Libraries, Application: define the 4 terms, and their roles. The kernel is a computer program that manages input/output requests from software, and translates them into data processing

More information

Simultaneous Multithreading on Pentium 4

Simultaneous Multithreading on Pentium 4 Hyper-Threading: Simultaneous Multithreading on Pentium 4 Presented by: Thomas Repantis trep@cs.ucr.edu CS203B-Advanced Computer Architecture, Spring 2004 p.1/32 Overview Multiple threads executing on

More information

Threads in Operating System

Threads in Operating System Threads in Operating System Kirti Sharma 1, Himanshu Saini 2, Girish Mehta 3 1,2,3 Student (B.tech V th sem) Department of Computer science Dronacharya College Of Engineering,Gurgaon-123506 Abstract-This

More information

Processes and More. CSCI 315 Operating Systems Design Department of Computer Science

Processes and More. CSCI 315 Operating Systems Design Department of Computer Science Processes and More CSCI 315 Operating Systems Design Department of Computer Science Notice: The slides for this lecture have been largely based on those accompanying the textbook Operating Systems Concepts,

More information

Chapter 5: Threads. Outline

Chapter 5: Threads. Outline Department of Electr rical Eng ineering, Chapter 5: Threads 王振傑 (Chen-Chieh Wang) ccwang@mail.ee.ncku.edu.tw ncku edu Feng-Chia Unive ersity Outline Overview Multithreading Models Threading Issues 2 Depar

More information

Geospatial Information Service Based on Ad Hoc Network

Geospatial Information Service Based on Ad Hoc Network I. J. Communications, Network and System Sciences, 2009, 2, 91-168 Published Online May 2009 in SciRes (http://www.scirp.org/journal/ijcns/). Geospatial Information Service Based on Ad Hoc Network Fuling

More information

Threads. What is a thread? Motivation. Single and Multithreaded Processes. Benefits

Threads. What is a thread? Motivation. Single and Multithreaded Processes. Benefits CS307 What is a thread? Threads A thread is a basic unit of CPU utilization contains a thread ID, a program counter, a register set, and a stack shares with other threads belonging to the same process

More information

Design and Implementation of unified Identity Authentication System Based on LDAP in Digital Campus

Design and Implementation of unified Identity Authentication System Based on LDAP in Digital Campus Advanced Materials Research Online: 2014-04-09 ISSN: 1662-8985, Vols. 912-914, pp 1213-1217 doi:10.4028/www.scientific.net/amr.912-914.1213 2014 Trans Tech Publications, Switzerland Design and Implementation

More information

Appropriate Item Partition for Improving the Mining Performance

Appropriate Item Partition for Improving the Mining Performance Appropriate Item Partition for Improving the Mining Performance Tzung-Pei Hong 1,2, Jheng-Nan Huang 1, Kawuu W. Lin 3 and Wen-Yang Lin 1 1 Department of Computer Science and Information Engineering National

More information

Service Execution Platform WebOTX To Support Cloud Computing

Service Execution Platform WebOTX To Support Cloud Computing Service Execution Platform WebOTX To Support Cloud Computing KATOU Masayuki Abstract The trend toward reductions in IT investments due to the current economic climate has tended to focus our attention

More information

Data Processing System to Network Supported Collaborative Design

Data Processing System to Network Supported Collaborative Design Available online at www.sciencedirect.com Procedia Engineering 15 (2011) 3351 3355 Advanced in Control Engineering and Information Science Data Processing System to Network Supported Collaborative Design

More information

CSE 410: Computer Systems Spring Processes. John Zahorjan Allen Center 534

CSE 410: Computer Systems Spring Processes. John Zahorjan Allen Center 534 CSE 410: Computer Systems Spring 2018 Processes John Zahorjan zahorjan@cs.washington.edu Allen Center 534 1. What is a process? Processes 2. What's the process namespace? 3. How are processes represented

More information

Construction Scheme for Cloud Platform of NSFC Information System

Construction Scheme for Cloud Platform of NSFC Information System , pp.200-204 http://dx.doi.org/10.14257/astl.2016.138.40 Construction Scheme for Cloud Platform of NSFC Information System Jianjun Li 1, Jin Wang 1, Yuhui Zheng 2 1 Information Center, National Natural

More information

Research on the Improvement of the RTLAB Simulation Efficiency in DG

Research on the Improvement of the RTLAB Simulation Efficiency in DG MATEC Web of Conferences 22, 02002 ( 2015) DOI: 10.1051/ matecconf/ 20152202002 C Owned by the authors, published by EDP Sciences, 2015 Research on the Improvement of the RTLAB Simulation Efficiency in

More information

Announcements Processes: Part II. Operating Systems. Autumn CS4023

Announcements Processes: Part II. Operating Systems. Autumn CS4023 Operating Systems Autumn 2018-2019 Outline Announcements 1 Announcements 2 Announcements Week04 lab: handin -m cs4023 -p w04 ICT session: Introduction to C programming Outline Announcements 1 Announcements

More information

PROCESS VIRTUAL MEMORY PART 2. CS124 Operating Systems Winter , Lecture 19

PROCESS VIRTUAL MEMORY PART 2. CS124 Operating Systems Winter , Lecture 19 PROCESS VIRTUAL MEMORY PART 2 CS24 Operating Systems Winter 25-26, Lecture 9 2 Virtual Memory Abstraction Last time, officially introduced concept of virtual memory Programs use virtual addresses to refer

More information

Multithreaded Programming

Multithreaded Programming Multithreaded Programming The slides do not contain all the information and cannot be treated as a study material for Operating System. Please refer the text book for exams. September 4, 2014 Topics Overview

More information

Operating Systems: Internals and Design Principles. Chapter 2 Operating System Overview Seventh Edition By William Stallings

Operating Systems: Internals and Design Principles. Chapter 2 Operating System Overview Seventh Edition By William Stallings Operating Systems: Internals and Design Principles Chapter 2 Operating System Overview Seventh Edition By William Stallings Operating Systems: Internals and Design Principles Operating systems are those

More information

Processes. 4: Threads. Problem needs > 1 independent sequential process? Example: Web Server. Last Modified: 9/17/2002 2:27:59 PM

Processes. 4: Threads. Problem needs > 1 independent sequential process? Example: Web Server. Last Modified: 9/17/2002 2:27:59 PM Processes 4: Threads Last Modified: 9/17/2002 2:27:59 PM Recall: A process includes Address space (Code, Data, Heap, Stack) Register values (including the PC) Resources allocated to the process Memory,

More information

The Analysis and Research of IPTV Set-top Box System. Fangyan Bai 1, Qi Sun 2

The Analysis and Research of IPTV Set-top Box System. Fangyan Bai 1, Qi Sun 2 Applied Mechanics and Materials Online: 2012-12-13 ISSN: 1662-7482, Vols. 256-259, pp 2898-2901 doi:10.4028/www.scientific.net/amm.256-259.2898 2013 Trans Tech Publications, Switzerland The Analysis and

More information

CSE 591: Advances in Reliable Computing

CSE 591: Advances in Reliable Computing CSE 591: Advances in Reliable Computing Course Objective To develop a technique to improve processor reliability and submit the paper to an international conference Course Abstract As the technology scales

More information

David R. Mackay, Ph.D. Libraries play an important role in threading software to run faster on Intel multi-core platforms.

David R. Mackay, Ph.D. Libraries play an important role in threading software to run faster on Intel multi-core platforms. Whitepaper Introduction A Library Based Approach to Threading for Performance David R. Mackay, Ph.D. Libraries play an important role in threading software to run faster on Intel multi-core platforms.

More information

Design of Wireless Sensing Virtual Cloud Desktop System Based on ARM-Linux

Design of Wireless Sensing Virtual Cloud Desktop System Based on ARM-Linux Design of Wireless Sensing Virtual Cloud Desktop System Based on ARM-Linux https://doi.org/10.3991/ijoe.v13i10.7743 Chunqing Han!! ", Lin Li Binzhou Tobacco Monopoly Bureau, Shandong, China hanchunqing0807@163.com

More information

OPERATING SYSTEMS: Lesson 4: Process Scheduling

OPERATING SYSTEMS: Lesson 4: Process Scheduling OPERATING SYSTEMS: Lesson 4: Process Scheduling Jesús Carretero Pérez David Expósito Singh José Daniel García Sánchez Francisco Javier García Blas Florin Isaila 1 Content Process creation. Process termination.

More information

On Supporting Per-Process based System Call Vectors in Linux Kernel

On Supporting Per-Process based System Call Vectors in Linux Kernel On Supporting Per-Process based System Call Vectors in Linux Kernel Mallesham Dasari, Erez Zadok Stony Brook University, Stony Brook, USA Abstract Linux has a single global system call vector which is

More information

Processes & Threads. Recap of the Last Class. Microkernel System Architecture. Layered Structure

Processes & Threads. Recap of the Last Class. Microkernel System Architecture. Layered Structure Recap of the Last Class Processes & Threads CS 256/456 Dept. of Computer Science, University of Rochester Hardware protection kernel and user mode System components process management, memory management,

More information