KeyStone Training. Keystone Device Tooling
|
|
- Wilfrid Doyle
- 6 years ago
- Views:
Transcription
1 KeyStone Training Keystone Device Tooling Agenda Code Composer Studio v4 Keystone Architecture Simulator Multicore Application Deployment OpenMP Initiative
2 Code Composer Studio v4 Code Composer Studio v4 Keystone Architecture Simulator Multicore Application Deployment OpenMP Initiative Code Composer Studio v4 Summary Whatis it? Major upgrade to CCS Major architectural changes Based on Eclipse open source software framework New registration/licensing/updating mechanism and model Why Eclipse? Quickly becoming a standard for IDEs Excellent software architecture Ability to leverage the work of others Cross platform support (i.e. Windows & Linux) Wide selection of 3 rd party plug ins available When? Now: RTM can be downloaded from: How? Restructuring of the debug stack Porting of existing features to Eclipse Taking the time to make sure migration will be as smooth as possible
3 CCSv4 Environment Customize toolbars & menus Perspectives contain separate window arrangements depending on what you are doing. Tabbed editor windows Tab data displays together to save space Fast view windows don t display Until you click on them CCSv4 Multicore Environment Global run / halt / step operations Supports multiple projects, each of which can be launched on a different core Use the Debug view to select the context Memory and Cache views can be pinned to a specific CPU core Displays show content for the current debug context Integrated scripting console Memory Analysis tooltips show memory hierarch details If desired you can open a top level IDE for any core
4 Multicore Tooling Elements Instrumentation Correlated multicore event views Multicore trace streams correlated with s/w instrumentation and bus events MIPI.org compliant System Trace Sync Point Events enable correlation with global timestamp without adding overhead to each event Bus analysis EMIF performance monitoring Bus performance monitoring (throughput, bus contention, event timing) Just in time instrumentation Low overhead installable benchmarking events Using silicon based Advanced Event Triggering to hook in calls to event logging software Monitor based real time instrumentation control Target side filtering and event triggering used to control what data is logged Extensible Eclipse DSDP Target Communications Framework infrastructure IPC event monitoring Annotated multi core transaction view Context aware hardware and simulation trace Injecting information into the trace stream to provide thread context, overlay context and correlation of trace events with global timebase UIA Logs Context aware, Trace based and SIM based multicore profiling = enabled by C66x architecture = enabled by C64X+ architecture Multicore Transaction Viewer Multicore Event Correlation Multicore Debugging Tools to debug memory corruption problems Memory access outside of spinlock Memory corruption / configuration problems caused by DMA or peripherals Cross triggering Ability to turn on / off hardware instrumentation from an event on a CorePac Ability to enable a trigger on a CorePac in response to a bus event Real time Multi core Debugging Monitor based task level debugging with target side global trigger generation and response Remote real time multicore debugging Debug Control Interface + DSP Monitor Multicore scripting support Scriptable loading, testing, debugging Application level debugging Supports both AMP and SMP applications JTAG based Linux Task level Debugging DVT: Data Visualization Technology CCSv4: Eclipse-based IDE Tooling Support CCStudio v4 (Eclipse-based IDE) DVT Data Visualization Technology (Used to build tools like the SoCAnalyzer and Trace Analyzer) Data Visualization Scripting Console X DSS Debug Server Scripting Eclipse 3.2 RCP Eclipse 3.2 Debug Server Scripting Debug Server HW Trace Sub-system (Triggers and Decodes) Emulation Driver Simulator Emulator XDS560 v2/ XDS560-Trace Trace Receiver STM Receiver JTAG Emulation Multicore Target Device JTAG C64X+ HW Trace STM
5 Developer s Desktop JTAG and STM Transports Instrumentation Client Host (DTS) DSS Scripts CCS4 DVT Scriptable Java Classes Metadata XML Endpoint Description System Memory Map Trace Trace ETB Trace ETB Trace ETB Trace ETB Trace ETB ETB XDS 560 Trace Trace Data Trace TCF for Back-channel communications JTAG Target Device CPU Core C66x AET Trace Lib DCI Monitor TCF Agent Transport Adaptor Application LogWrite( OSAL & HAL ILogger STM Library (OST compliant) STM ETB Event Logs Decoder STM RX Large Memory Buffer Local Rx Timestamp Event Data System Trace Module CP_Tracer Modules Master ID Version Channel OST CPU Sequence ID Header Timestamp Count Entity ID Protocol ID Length (8b) Extended Length (64b) Event Code 4-8 Event Parameters Legend: Control & Status Path Data Path Interface 1 or more device pins STM (System Trace Module) OST (Open System Trace) UIA (Unified Instr. Arch.) Multicore System Optimization Bus analysis provides visibility into system bus bottlenecks: Bus performance monitoring using CP_Tracer modules throughput, bus contention, event timing EMIF performance monitoring Multicore event monitoring and correlated CPU trace provides visibility into the realtime performance of the application: Monitoring can see when a real time deadline is missed on any CorePac, the bus activity and application events that occurred prior to and following the missed deadline, etc. Multi core CorePac trace streams correlated with software instrumentation and bus events: Capture traces for all CorePacs leading up to the missed deadline. Function execution graph provides visibility into the amount of time spent in each function / thread leading up to the missed deadline. Context aware Trace based and simulation based multicore profiling: Profiling view shows how much time was being spent in processing each thread, and in processing each function within each thread.
6 Context Aware Profiling Context Aware Profiling: Thread aware Overlay aware Application aware Basic Purpose: Store a software event log that contains info about the target context when the context changes e.g. can instrument a task switch hook function, such as the OSEck swap hook Inject a reference to this info into the trace stream / simulation event log when the event log is generated Events that occur after that point in the trace stream / simulation event log are known to have occurred Mechanism: C66x OVERLAY register allows 30b of information to be injected into the trace stream. Sync Point Events are logged that contain the context info as well as the local CPU timestamp and global timestamp. The sequence number that identifies this software event is written into the overlay register. Application level Profiling Whenever the application creates a new thread / task (on any core), it logs a sync point event that stores the application ID and the thread ID. DVT can collect these events and identify all of the thread IDs that are associated with a particular application. It can then filter the trace data so that only entries that have executed within the context of the specified application are included. Multicore Application level Profiling As above, but for multiple cores. Shows e.g. a function profile for all threads of an application across multiple cores. DVT Overview DVT provides a component framework for rapid creation of advance analysis and visualization solutions. Retrieve data from transport or file Data Sources Components Text File Reader TCP/IP Trace & STM Data Processors Decoders Correlation Analysis Time Correlator Count Analyzer Profile Analyzer Time Base Analysis State Machine Store processed data Storage Unlimited Buffer Circular Buffer File Buffer Visualize processed data Viewers Line Graph State Graph Discrete Graph Table
7 Solution Creation & Run Time Component Properties Solution Editor Solution Graphical Solution Builder for wiring up components to create data analysis and visualization solutions Feature rich solution runtime platform SDK for easy component creation Data correlation from multiple sources Eclipse Plug in Scriptable Standalone and integrate with CCStudio Available Components Control Panel: control and configure solutions Find, Filter, Zoom, Measurement Markers, View Correlation, Alignment, Export Visualization Features -- zooming, filtering, measurement marker, synchronous scrolling, and a color representing each core.
8 Profiling Use Case / Profiling Spec CONTROL CLIENT Visualization tools (DVT) Standalone clients (gprof) Compiler/Linker 3P Tools Standard Formats APPLICATION Trace Breakpoint based Sim Compiler Instrumentation TRANSPORT Trace Pod/Cable JTAG Control JTAG-Printf Sim Raw Formats POST-PROCESS Target Host Function level Profiling: gprof equivalent cycles per function, inclusive and (more importantly) exclusive dynamic call graph Task level Profiling cycles spent in each task context switching overhead Path Profiling taken/not taken (code coverage) frequency counts misses vs hits Event Profiling cache (CacheTune) stalls internal/external user defined Pipeline Behavior CPU stalls by address Trace Analyzer Integrated w/ CCSv4 Trace Analyzer 1.1 Supports ETB trace, which enables tracing of multiple cores simultaneously Each core has its own ETB (4K) Problems with ETB approach: Memory access time to ETB is slow Adds load to system bus throughput
9 Provides UI for configuring target specific breakpoint and trace features E.g. AET (Advanced Event Triggering) Supports conditional breakpoints Stop mode evaluation Supports executing scripts in response to a breakpoint hit Breakpoint Manager Annotated Multicore Transaction View Challenges Difficult to view interactions (e.g., Message based communications) between cores Difficult to understand what DMA is doing or to correlate it with other events Difficult to correlate hardware C66x trace from each core with trace from other cores, software, or system events Solutions Annotated transition points and frame markers, such as tooltips (or, if zoomed in, text labels) show the associated event text description right next to the transition Top to bottom UML style timeline makes it easier to read text labels STM events correlated with C66x Trace Events logged to HW Trace act as bookmarks. If logged to ETB, can correlate trace collected from multiple cores with each other and with STM events (hardware & software) Clicking on an event in the timeline causes the HW Trace display to jump to that event Frame based Onion Skin view allows you view many Frames at once and see how transaction timing varies from frame to frame Easier to spot timing anomalies & potential race conditions Multicore Transaction View Frame 10 Frame 11 ARM Cortex A9 #1 Fork() Join() ARM CortexA9 #2 DataXfer() Ack() AsyncCompress() Complete() ARM Cortex M3 #1 Spinlock() Synchronize() Ack() TI C66x
10 Internal Bus Monitoring Counters logged Initial Access Latency: Total cycles between new transfer request and first data received Average throughput per master id with min and max markers Logical Access Latency: Total cycles between new transfer request and last data received. 4 counters Throughput plot - accumulates byte count presented at the initiation of a new transfer Analysis per master id Sliding Time Window: Specifies the measurement interval for all the statistic counters Filter Modes: Except for idle counter, can be filtered on: Master ID Group of Master IDs KeyStone Device Simulator Code Composer Studio v4 KeyStone Device Simulator Multicore Application Deployment OpenMP Initiative
11 Tunneling SRIO Messages Over ETH Ethernet Packet Processing Payload Application Running on DSP CorePac, NETCP, PKTDMA Windows Network Drivers and Protocol Stack ETH Header Layer 3-7 Header Payload Winpcap Drivers KeyStone Device Functional Simulator All Ethernet packets to the DSP are forwarded to Simulator Network
12 Multicore Application Deployment Code Composer Studio v4 KeyStone Device Simulator Multicore Application Deployment OpenMP Initiative Multi Application Programs A program may consist of multiple applications. All applications will be linked into the executable and loaded into the device memory at boot time. A main routine will be able to branch into each application. A device may run multiple applications at a time. But, a core can only run one application at a time A core may dynamically switch to another application. The switch is controlled externally and only happens when the application is idle (no active connections).
13 Application Overlay Segments of different applications may be overlaid in the virtual address space. There is a need to reconfigure memory (MPAX/MPPA/MAR) registers when switching applications. Segments of different applications may be overlaid in the physical address space. There is a need to load segments and to reconfigure memory (MPAX/MPPA/MAR) registers when switching applications. Parking unloaded segments in (external MSMC) memory will speed up the transition between applications. The overlay manager takes care of loading overlay segments and reconfiguring memory registers at run time. Tooling Overview Applications linked separately Outfile consists of code and data segments Segments are bound to virtual addresses Map tool Input is a set of applications and a physical memory map Tool partitions physical memory and assigns each segment to a physical address Run tool Input is an application binary and the map tool output For each segment: copy it to the assigned physical address program the address translation HW to map its virtual address to its physical address Can run on target, or host
14 Tooling Illustrated 1. Static Link (Creates ELF files).obj.obj.obj.obj.obj.obj.obj green.exe blue.exe lib.so Virtual Address Space 2a. Prelink (binds virtual addresses) 2b. Map Tool (allocates physical addresses) Physical Address Space green.exe blue.exe Physical Map lib.so Shared Code Partition CorePac 0 Data Partition 3. Create Load Image Physical Memory Load Image DIR MAP 4. Activate 5. Activate Different Application CorePac 0 Virtual Space CorePac 1 Virtual Space CorePac 1 Data Partition Link Tool Processing The link tool is an evolution of existing link tools. Ideally, it needs no modifications for supporting multi core application deployment. The link tool generates an application image for each application. Input The link command file describes the segments and specifies their attributes. The programmer does not specify virtual/physical addresses. The programmer has to enforce the size and alignment constraints MPPA architecture imposes constraints on segments residing in PMC/DMC/UMC memory. MPAX architecture imposes constraints on segments residing in MSMC internal/external memory. The relocatable ELF files provide the content for the segment images. Output The link tool stores the application image in an executable ELF file.
15 Map Tool Processing The map tool generates a map image The map image specifies for each application where the loaded image will reside (load address) where each running segment will reside (run address) Input The deployment template file defines the memory layout of the device. for each application points to an executable ELF file controls the memory allocation of the loaded image controls the memory allocation of each running segment The executable ELF files Output The deployment load file stores the map image, followed by the application images Load and Run Tools The load tool stores the map image and the application images at the load address The run tool is able to start an application on a given core. may need to copy a segment from the load address to the run address needs to configure MPPA/MPAX registers is able to stop an application. waits until the application decides that it is convenient to stop
16 Flow Debug Preemption: replacing one definition or a symbol with a definition in a separately linked module Would like to do this at runtime Would like to do this without re linking the original image Issues: Compiler must be aware of possibility for preemption avoid inlining avoid inferences based on analyzing behavior of called function generate preemptable addressing If call is in shared code, it may be preempted for some applications and not for others Obvious runtime and debug issues Usual solution Functions marked as exported are candidates for preemption Keep the address in (private) data (GOT) and reference indirectly Preemption happens at dynamic link (load) time: replace GOT entry Requires dynamic symbol tables and relocation information
17 OpenMP Initiative Code Composer Studio v4 KeyStone Device Simulator Multicore Application Deployment OpenMP Initiative OpenMP for Parallel Programming Rationale: Defacto industry standard for shared memory parallel programming Supported on most major compiler/isa platforms: gcc, intel, arm, pgi, sun, ibm/cell, etc.. Language is evolving to support tasking models, heterogeneous systems, and streaming programming models Easy migration for existing code base: C/C++ based directives (#pragma) used to express parallelism
18 What is OpenMP? Open specifications for Multi Processing (OpenMP) API for specifying shared memory parallelism in C, C++, and Fortran Consists of compiler directives, library routines, and environment variables Portable across shared memory architectures Jointly defined and endorsed by group of interested parties from hardware and software industry, government, and academia Website: OpenMP Parallel Computing Solution Stack User Layer Application End User Prog. Layer (OpenMP API) Directives, Compiler OpenMP library Environment Variables System Layer Runtime Library OS/system support for shared memory.
19 OpenMP Features Provides the means to: create and destroy threads assign / distribute work (a task) to threads specify which data is shared and which is private to a thread coordinate actions of threads on shared data Syntax: Most of the constructs in OpenMP are compiler directives or pragmas. For C and C++, the pragmas take the form: #pragma omp construct [clause [clause] ] Include file and the OpenMP lib module #include <omp.h> OpenMP Execution Model Program begins as single thread of execution When thread encounters a parallel region, it forks a team consisting of itself (the master) and or more other (slave) threads Parallel tasks defined by OpenMP directives are assigned to the OpenMP threads Task is a specific instance of executable code and its data OpenMP thread is an execution entity managed by OpenMP runtime, with its own stack and static memory Implicit barrier at end of region, after which only the master thread resumes execution Master Thread Parallel Regions A Nested Parallel region
20 OpenMP Memory Model Threads have access to a shared memory For shared data Each thread can have a temporary view of the shared memory (e.g. registers, cache, etc.) between synchronization barriers. Threads have private memory For private data Each thread has a stack for data local to each task it executes Each thread has access to a static memory area for threadprivate data Thread Creation parallel Worksharing Constructs Directives for, sections, single, master, task Data scoping Clauses shared, private, firstprivate, lastprivate, reduction, threadprivate Synchronization Constructs critical, barrier, atomic, flush, taskwait
21 Run Time Library and Environment Function based locking omp_init_lock omp_destroy_lock omp_set_lock omp_unset_lock omp_test_lock Thread execution and control omp_get_num_threads omp_get_thread_num omp_in_parallel omp_get_max_threads omp_get_num_procs omp_get_dynamic omp_get_nested omp_get_wtime omp_set_num_threads omp_set_dynamic omp_set_nested Environment variables omp_num_threads omp_schedule Work Sharing Constructs Sequential code OpenMP parallel region OpenMP parallel region and a worksharing forconstruct for(i=0;i<n;i++) { a[i] = a[i] + b[i];} #pragma omp parallel { int id, i, Nthrds, istart, iend; id = omp_get_thread_num(); Nthrds = omp_get_num_threads(); istart = id * N / Nthrds; iend = (id+1) * N / Nthrds; for(i=istart;i<iend;i++) { a[i] = a[i] + b[i];} } #pragma omp parallel #pragma omp for schedule(static) for(i=0;i<n;i++) { a[i] = a[i] + b[i];}
22 Summary Parallel programming model Data parallelism (omp parallel for) Task parallelism (omp task) Productivity and flexibility (run time load balance) Runtime requirements Thread create/destroy on multiple cores Barriers locks (semaphores, atomics, mutex, ) Shared/private memory management Coherency For More Information Code Composer Studio 4 (CCSv4) Code Composer Studio 4 (CCSv4) Using OpenMP to Maximize Performance wtbu/tech_day/using OpenMP to Maximize Performance from Multicore DSP.wmv For questions regarding topics covered in this training, visit the support forums at the TI E2E Community website.
Introduction to. Slides prepared by : Farzana Rahman 1
Introduction to OpenMP Slides prepared by : Farzana Rahman 1 Definition of OpenMP Application Program Interface (API) for Shared Memory Parallel Programming Directive based approach with library support
More informationData Handling in OpenMP
Data Handling in OpenMP Manipulate data by threads By private: a thread initializes and uses a variable alone Keep local copies, such as loop indices By firstprivate: a thread repeatedly reads a variable
More informationHPC Practical Course Part 3.1 Open Multi-Processing (OpenMP)
HPC Practical Course Part 3.1 Open Multi-Processing (OpenMP) V. Akishina, I. Kisel, G. Kozlov, I. Kulakov, M. Pugach, M. Zyzak Goethe University of Frankfurt am Main 2015 Task Parallelism Parallelization
More informationParallel and Distributed Programming. OpenMP
Parallel and Distributed Programming OpenMP OpenMP Portability of software SPMD model Detailed versions (bindings) for different programming languages Components: directives for compiler library functions
More informationhttps://www.youtube.com/playlist?list=pllx- Q6B8xqZ8n8bwjGdzBJ25X2utwnoEG
https://www.youtube.com/playlist?list=pllx- Q6B8xqZ8n8bwjGdzBJ25X2utwnoEG OpenMP Basic Defs: Solution Stack HW System layer Prog. User layer Layer Directives, Compiler End User Application OpenMP library
More informationAdvanced C Programming Winter Term 2008/09. Guest Lecture by Markus Thiele
Advanced C Programming Winter Term 2008/09 Guest Lecture by Markus Thiele Lecture 14: Parallel Programming with OpenMP Motivation: Why parallelize? The free lunch is over. Herb
More informationEPL372 Lab Exercise 5: Introduction to OpenMP
EPL372 Lab Exercise 5: Introduction to OpenMP References: https://computing.llnl.gov/tutorials/openmp/ http://openmp.org/wp/openmp-specifications/ http://openmp.org/mp-documents/openmp-4.0-c.pdf http://openmp.org/mp-documents/openmp4.0.0.examples.pdf
More informationOpenMP Application Program Interface
OpenMP Application Program Interface DRAFT Version.1.0-00a THIS IS A DRAFT AND NOT FOR PUBLICATION Copyright 1-0 OpenMP Architecture Review Board. Permission to copy without fee all or part of this material
More informationA brief introduction to OpenMP
A brief introduction to OpenMP Alejandro Duran Barcelona Supercomputing Center Outline 1 Introduction 2 Writing OpenMP programs 3 Data-sharing attributes 4 Synchronization 5 Worksharings 6 Task parallelism
More informationProgramming with Shared Memory PART II. HPC Fall 2012 Prof. Robert van Engelen
Programming with Shared Memory PART II HPC Fall 2012 Prof. Robert van Engelen Overview Sequential consistency Parallel programming constructs Dependence analysis OpenMP Autoparallelization Further reading
More informationCOSC 6374 Parallel Computation. Introduction to OpenMP(I) Some slides based on material by Barbara Chapman (UH) and Tim Mattson (Intel)
COSC 6374 Parallel Computation Introduction to OpenMP(I) Some slides based on material by Barbara Chapman (UH) and Tim Mattson (Intel) Edgar Gabriel Fall 2014 Introduction Threads vs. processes Recap of
More informationProgramming with Shared Memory PART II. HPC Fall 2007 Prof. Robert van Engelen
Programming with Shared Memory PART II HPC Fall 2007 Prof. Robert van Engelen Overview Parallel programming constructs Dependence analysis OpenMP Autoparallelization Further reading HPC Fall 2007 2 Parallel
More informationIntroduction to OpenMP. Martin Čuma Center for High Performance Computing University of Utah
Introduction to OpenMP Martin Čuma Center for High Performance Computing University of Utah mcuma@chpc.utah.edu Overview Quick introduction. Parallel loops. Parallel loop directives. Parallel sections.
More informationShared memory programming model OpenMP TMA4280 Introduction to Supercomputing
Shared memory programming model OpenMP TMA4280 Introduction to Supercomputing NTNU, IMF February 16. 2018 1 Recap: Distributed memory programming model Parallelism with MPI. An MPI execution is started
More information1 of 6 Lecture 7: March 4. CISC 879 Software Support for Multicore Architectures Spring Lecture 7: March 4, 2008
1 of 6 Lecture 7: March 4 CISC 879 Software Support for Multicore Architectures Spring 2008 Lecture 7: March 4, 2008 Lecturer: Lori Pollock Scribe: Navreet Virk Open MP Programming Topics covered 1. Introduction
More informationAn Introduction to OpenMP
An Introduction to OpenMP U N C L A S S I F I E D Slide 1 What Is OpenMP? OpenMP Is: An Application Program Interface (API) that may be used to explicitly direct multi-threaded, shared memory parallelism
More informationIntroduction to OpenMP. Martin Čuma Center for High Performance Computing University of Utah
Introduction to OpenMP Martin Čuma Center for High Performance Computing University of Utah mcuma@chpc.utah.edu Overview Quick introduction. Parallel loops. Parallel loop directives. Parallel sections.
More informationUvA-SARA High Performance Computing Course June Clemens Grelck, University of Amsterdam. Parallel Programming with Compiler Directives: OpenMP
Parallel Programming with Compiler Directives OpenMP Clemens Grelck University of Amsterdam UvA-SARA High Performance Computing Course June 2013 OpenMP at a Glance Loop Parallelization Scheduling Parallel
More informationShared Memory Parallelism - OpenMP
Shared Memory Parallelism - OpenMP Sathish Vadhiyar Credits/Sources: OpenMP C/C++ standard (openmp.org) OpenMP tutorial (http://www.llnl.gov/computing/tutorials/openmp/#introduction) OpenMP sc99 tutorial
More informationOpenMP Application Program Interface
OpenMP Application Program Interface Version.0 - RC - March 01 Public Review Release Candidate Copyright 1-01 OpenMP Architecture Review Board. Permission to copy without fee all or part of this material
More informationPC to HPC. Xiaoge Wang ICER Jan 27, 2016
PC to HPC Xiaoge Wang ICER Jan 27, 2016 About This Series Format: talk + discussion Focus: fundamentals of parallel compucng (i) parcconing: data parccon and task parccon; (ii) communicacon: data sharing
More informationIntroduction to OpenMP. Martin Čuma Center for High Performance Computing University of Utah
Introduction to OpenMP Martin Čuma Center for High Performance Computing University of Utah m.cuma@utah.edu Overview Quick introduction. Parallel loops. Parallel loop directives. Parallel sections. Some
More informationOpenMP C and C++ Application Program Interface Version 1.0 October Document Number
OpenMP C and C++ Application Program Interface Version 1.0 October 1998 Document Number 004 2229 001 Contents Page v Introduction [1] 1 Scope............................. 1 Definition of Terms.........................
More informationIntroduction to OpenMP
Presentation Introduction to OpenMP Martin Cuma Center for High Performance Computing University of Utah mcuma@chpc.utah.edu September 9, 2004 http://www.chpc.utah.edu 4/13/2006 http://www.chpc.utah.edu
More informationParallel Computing Parallel Programming Languages Hwansoo Han
Parallel Computing Parallel Programming Languages Hwansoo Han Parallel Programming Practice Current Start with a parallel algorithm Implement, keeping in mind Data races Synchronization Threading syntax
More informationIntroduction to OpenMP. OpenMP basics OpenMP directives, clauses, and library routines
Introduction to OpenMP Introduction OpenMP basics OpenMP directives, clauses, and library routines What is OpenMP? What does OpenMP stands for? What does OpenMP stands for? Open specifications for Multi
More informationMulti-core Architecture and Programming
Multi-core Architecture and Programming Yang Quansheng( 杨全胜 ) http://www.njyangqs.com School of Computer Science & Engineering 1 http://www.njyangqs.com Programming with OpenMP Content What is PpenMP Parallel
More informationParallel Programming with OpenMP. CS240A, T. Yang
Parallel Programming with OpenMP CS240A, T. Yang 1 A Programmer s View of OpenMP What is OpenMP? Open specification for Multi-Processing Standard API for defining multi-threaded shared-memory programs
More informationParallelising Scientific Codes Using OpenMP. Wadud Miah Research Computing Group
Parallelising Scientific Codes Using OpenMP Wadud Miah Research Computing Group Software Performance Lifecycle Scientific Programming Early scientific codes were mainly sequential and were executed on
More informationOpenMP 2. CSCI 4850/5850 High-Performance Computing Spring 2018
OpenMP 2 CSCI 4850/5850 High-Performance Computing Spring 2018 Tae-Hyuk (Ted) Ahn Department of Computer Science Program of Bioinformatics and Computational Biology Saint Louis University Learning Objectives
More informationParallel programming using OpenMP
Parallel programming using OpenMP Computer Architecture J. Daniel García Sánchez (coordinator) David Expósito Singh Francisco Javier García Blas ARCOS Group Computer Science and Engineering Department
More informationOPENMP OPEN MULTI-PROCESSING
OPENMP OPEN MULTI-PROCESSING OpenMP OpenMP is a portable directive-based API that can be used with FORTRAN, C, and C++ for programming shared address space machines. OpenMP provides the programmer with
More informationby system default usually a thread per CPU or core using the environment variable OMP_NUM_THREADS from within the program by using function call
OpenMP Syntax The OpenMP Programming Model Number of threads are determined by system default usually a thread per CPU or core using the environment variable OMP_NUM_THREADS from within the program by
More informationReview. Tasking. 34a.cpp. Lecture 14. Work Tasking 5/31/2011. Structured block. Parallel construct. Working-Sharing contructs.
Review Lecture 14 Structured block Parallel construct clauses Working-Sharing contructs for, single, section for construct with different scheduling strategies 1 2 Tasking Work Tasking New feature in OpenMP
More informationOpenMP. António Abreu. Instituto Politécnico de Setúbal. 1 de Março de 2013
OpenMP António Abreu Instituto Politécnico de Setúbal 1 de Março de 2013 António Abreu (Instituto Politécnico de Setúbal) OpenMP 1 de Março de 2013 1 / 37 openmp what? It s an Application Program Interface
More informationHPCSE - I. «OpenMP Programming Model - Part I» Panos Hadjidoukas
HPCSE - I «OpenMP Programming Model - Part I» Panos Hadjidoukas 1 Schedule and Goals 13.10.2017: OpenMP - part 1 study the basic features of OpenMP able to understand and write OpenMP programs 20.10.2017:
More informationOverview: The OpenMP Programming Model
Overview: The OpenMP Programming Model motivation and overview the parallel directive: clauses, equivalent pthread code, examples the for directive and scheduling of loop iterations Pi example in OpenMP
More information<Insert Picture Here> OpenMP on Solaris
1 OpenMP on Solaris Wenlong Zhang Senior Sales Consultant Agenda What s OpenMP Why OpenMP OpenMP on Solaris 3 What s OpenMP Why OpenMP OpenMP on Solaris
More informationIntroduction to OpenMP
Introduction to OpenMP Le Yan Scientific computing consultant User services group High Performance Computing @ LSU Goals Acquaint users with the concept of shared memory parallelism Acquaint users with
More informationMultithreading in C with OpenMP
Multithreading in C with OpenMP ICS432 - Spring 2017 Concurrent and High-Performance Programming Henri Casanova (henric@hawaii.edu) Pthreads are good and bad! Multi-threaded programming in C with Pthreads
More informationCOSC 6374 Parallel Computation. Introduction to OpenMP. Some slides based on material by Barbara Chapman (UH) and Tim Mattson (Intel)
COSC 6374 Parallel Computation Introduction to OpenMP Some slides based on material by Barbara Chapman (UH) and Tim Mattson (Intel) Edgar Gabriel Fall 2015 OpenMP Provides thread programming model at a
More informationEE/CSCI 451 Introduction to Parallel and Distributed Computation. Discussion #4 2/3/2017 University of Southern California
EE/CSCI 451 Introduction to Parallel and Distributed Computation Discussion #4 2/3/2017 University of Southern California 1 USC HPCC Access Compile Submit job OpenMP Today s topic What is OpenMP OpenMP
More informationCOMP4300/8300: The OpenMP Programming Model. Alistair Rendell. Specifications maintained by OpenMP Architecture Review Board (ARB)
COMP4300/8300: The OpenMP Programming Model Alistair Rendell See: www.openmp.org Introduction to High Performance Computing for Scientists and Engineers, Hager and Wellein, Chapter 6 & 7 High Performance
More informationCOMP4300/8300: The OpenMP Programming Model. Alistair Rendell
COMP4300/8300: The OpenMP Programming Model Alistair Rendell See: www.openmp.org Introduction to High Performance Computing for Scientists and Engineers, Hager and Wellein, Chapter 6 & 7 High Performance
More informationParallel Programming using OpenMP
1 OpenMP Multithreaded Programming 2 Parallel Programming using OpenMP OpenMP stands for Open Multi-Processing OpenMP is a multi-vendor (see next page) standard to perform shared-memory multithreading
More informationParallel Programming using OpenMP
1 Parallel Programming using OpenMP Mike Bailey mjb@cs.oregonstate.edu openmp.pptx OpenMP Multithreaded Programming 2 OpenMP stands for Open Multi-Processing OpenMP is a multi-vendor (see next page) standard
More informationOpenMP. OpenMP. Portable programming of shared memory systems. It is a quasi-standard. OpenMP-Forum API for Fortran and C/C++
OpenMP OpenMP Portable programming of shared memory systems. It is a quasi-standard. OpenMP-Forum 1997-2002 API for Fortran and C/C++ directives runtime routines environment variables www.openmp.org 1
More informationMore Advanced OpenMP. Saturday, January 30, 16
More Advanced OpenMP This is an abbreviated form of Tim Mattson s and Larry Meadow s (both at Intel) SC 08 tutorial located at http:// openmp.org/mp-documents/omp-hands-on-sc08.pdf All errors are my responsibility
More informationIntroduction to OpenMP.
Introduction to OpenMP www.openmp.org Motivation Parallelize the following code using threads: for (i=0; i
More informationIntroduction [1] 1. Directives [2] 7
OpenMP Fortran Application Program Interface Version 2.0, November 2000 Contents Introduction [1] 1 Scope............................. 1 Glossary............................ 1 Execution Model.........................
More informationLecture 4: OpenMP Open Multi-Processing
CS 4230: Parallel Programming Lecture 4: OpenMP Open Multi-Processing January 23, 2017 01/23/2017 CS4230 1 Outline OpenMP another approach for thread parallel programming Fork-Join execution model OpenMP
More informationEE/CSCI 451: Parallel and Distributed Computation
EE/CSCI 451: Parallel and Distributed Computation Lecture #7 2/5/2017 Xuehai Qian Xuehai.qian@usc.edu http://alchem.usc.edu/portal/xuehaiq.html University of Southern California 1 Outline From last class
More informationOpenMP Technical Report 3 on OpenMP 4.0 enhancements
OPENMP ARB OpenMP Technical Report on OpenMP.0 enhancements This Technical Report specifies OpenMP.0 enhancements that are candidates for a future OpenMP.1: (e.g. for asynchronous execution on and data
More informationModule 10: Open Multi-Processing Lecture 19: What is Parallelization? The Lecture Contains: What is Parallelization? Perfectly Load-Balanced Program
The Lecture Contains: What is Parallelization? Perfectly Load-Balanced Program Amdahl's Law About Data What is Data Race? Overview to OpenMP Components of OpenMP OpenMP Programming Model OpenMP Directives
More informationSession 4: Parallel Programming with OpenMP
Session 4: Parallel Programming with OpenMP Xavier Martorell Barcelona Supercomputing Center Agenda Agenda 10:00-11:00 OpenMP fundamentals, parallel regions 11:00-11:30 Worksharing constructs 11:30-12:00
More information15-418, Spring 2008 OpenMP: A Short Introduction
15-418, Spring 2008 OpenMP: A Short Introduction This is a short introduction to OpenMP, an API (Application Program Interface) that supports multithreaded, shared address space (aka shared memory) parallelism.
More informationOpenMP on Ranger and Stampede (with Labs)
OpenMP on Ranger and Stampede (with Labs) Steve Lantz Senior Research Associate Cornell CAC Parallel Computing at TACC: Ranger to Stampede Transition November 6, 2012 Based on materials developed by Kent
More informationAlfio Lazzaro: Introduction to OpenMP
First INFN International School on Architectures, tools and methodologies for developing efficient large scale scientific computing applications Ce.U.B. Bertinoro Italy, 12 17 October 2009 Alfio Lazzaro:
More informationShared Memory Parallelism using OpenMP
Indian Institute of Science Bangalore, India भ रत य व ज ञ न स स थ न ब गल र, भ रत SE 292: High Performance Computing [3:0][Aug:2014] Shared Memory Parallelism using OpenMP Yogesh Simmhan Adapted from: o
More informationVisual Profiler. User Guide
Visual Profiler User Guide Version 3.0 Document No. 06-RM-1136 Revision: 4.B February 2008 Visual Profiler User Guide Table of contents Table of contents 1 Introduction................................................
More informationOpenMP Fundamentals Fork-join model and data environment
www.bsc.es OpenMP Fundamentals Fork-join model and data environment Xavier Teruel and Xavier Martorell Agenda: OpenMP Fundamentals OpenMP brief introduction The fork-join model Data environment OpenMP
More informationLecture 2 A Hand-on Introduction to OpenMP
CS075 1896 1920 1987 2006 Lecture 2 A Hand-on Introduction to OpenMP, 2,1 01 1 2 Outline Introduction to OpenMP Creating Threads Synchronization between variables Parallel Loops Synchronize single masters
More informationCS4961 Parallel Programming. Lecture 9: Task Parallelism in OpenMP 9/22/09. Administrative. Mary Hall September 22, 2009.
Parallel Programming Lecture 9: Task Parallelism in OpenMP Administrative Programming assignment 1 is posted (after class) Due, Tuesday, September 22 before class - Use the handin program on the CADE machines
More informationAn Introduction to OpenMP
Dipartimento di Ingegneria Industriale e dell'informazione University of Pavia December 4, 2017 Recap Parallel machines are everywhere Many architectures, many programming model. Among them: multithreading.
More informationOpenCL TM & OpenMP Offload on Sitara TM AM57x Processors
OpenCL TM & OpenMP Offload on Sitara TM AM57x Processors 1 Agenda OpenCL Overview of Platform, Execution and Memory models Mapping these models to AM57x Overview of OpenMP Offload Model Compare and contrast
More informationOpenMP Tutorial. Rudi Eigenmann of Purdue, Sanjiv Shah of Intel and others too numerous to name have contributed content for this tutorial.
OpenMP * in Action Tim Mattson Intel Corporation Barbara Chapman University of Houston Acknowledgements: Rudi Eigenmann of Purdue, Sanjiv Shah of Intel and others too numerous to name have contributed
More informationOPENMP TIPS, TRICKS AND GOTCHAS
OPENMP TIPS, TRICKS AND GOTCHAS OpenMPCon 2015 2 Directives Mistyping the sentinel (e.g.!omp or #pragma opm ) typically raises no error message. Be careful! Extra nasty if it is e.g. #pragma opm atomic
More informationDepartment of Informatics V. HPC-Lab. Session 2: OpenMP M. Bader, A. Breuer. Alex Breuer
HPC-Lab Session 2: OpenMP M. Bader, A. Breuer Meetings Date Schedule 10/13/14 Kickoff 10/20/14 Q&A 10/27/14 Presentation 1 11/03/14 H. Bast, Intel 11/10/14 Presentation 2 12/01/14 Presentation 3 12/08/14
More informationData Environment: Default storage attributes
COSC 6374 Parallel Computation Introduction to OpenMP(II) Some slides based on material by Barbara Chapman (UH) and Tim Mattson (Intel) Edgar Gabriel Fall 2014 Data Environment: Default storage attributes
More informationOpenMP Overview. in 30 Minutes. Christian Terboven / Aachen, Germany Stand: Version 2.
OpenMP Overview in 30 Minutes Christian Terboven 06.12.2010 / Aachen, Germany Stand: 03.12.2010 Version 2.3 Rechen- und Kommunikationszentrum (RZ) Agenda OpenMP: Parallel Regions,
More informationfile://c:\documents and Settings\degrysep\Local Settings\Temp\~hh607E.htm
Page 1 of 18 Trace Tutorial Overview The objective of this tutorial is to acquaint you with the basic use of the Trace System software. The Trace System software includes the following: The Trace Control
More informationShared Memory Programming Paradigm!
Shared Memory Programming Paradigm! Ivan Girotto igirotto@ictp.it Information & Communication Technology Section (ICTS) International Centre for Theoretical Physics (ICTP) 1 Multi-CPUs & Multi-cores NUMA
More informationOPENMP TIPS, TRICKS AND GOTCHAS
OPENMP TIPS, TRICKS AND GOTCHAS Mark Bull EPCC, University of Edinburgh (and OpenMP ARB) markb@epcc.ed.ac.uk OpenMPCon 2015 OpenMPCon 2015 2 A bit of background I ve been teaching OpenMP for over 15 years
More informationProgramming Shared-memory Platforms with OpenMP. Xu Liu
Programming Shared-memory Platforms with OpenMP Xu Liu Introduction to OpenMP OpenMP directives concurrency directives parallel regions loops, sections, tasks Topics for Today synchronization directives
More information!OMP #pragma opm _OPENMP
Advanced OpenMP Lecture 12: Tips, tricks and gotchas Directives Mistyping the sentinel (e.g.!omp or #pragma opm ) typically raises no error message. Be careful! The macro _OPENMP is defined if code is
More information[Potentially] Your first parallel application
[Potentially] Your first parallel application Compute the smallest element in an array as fast as possible small = array[0]; for( i = 0; i < N; i++) if( array[i] < small ) ) small = array[i] 64-bit Intel
More informationOpenMP 4. CSCI 4850/5850 High-Performance Computing Spring 2018
OpenMP 4 CSCI 4850/5850 High-Performance Computing Spring 2018 Tae-Hyuk (Ted) Ahn Department of Computer Science Program of Bioinformatics and Computational Biology Saint Louis University Learning Objectives
More informationOpenMP+F90 p OpenMP+F90
OpenMP+F90 hmli@ustc.edu.cn - http://hpcjl.ustc.edu.cn OpenMP+F90 p. 1 OpenMP+F90 p. 2 OpenMP ccnuma Cache-Coherent Non-Uniform Memory Access SMP Symmetric MultiProcessing MPI MPP Massively Parallel Processing
More informationThe Road to CCSv4. Status Update
The Road to CCSv4 Status Update Code Composer Studio v4 Summary What is it? Major upgrade to CCS Major architectural changes Based on Eclipse open source software framework New registration/licensing/updating
More informationBarbara Chapman, Gabriele Jost, Ruud van der Pas
Using OpenMP Portable Shared Memory Parallel Programming Barbara Chapman, Gabriele Jost, Ruud van der Pas The MIT Press Cambridge, Massachusetts London, England c 2008 Massachusetts Institute of Technology
More informationCSL 860: Modern Parallel
CSL 860: Modern Parallel Computation Hello OpenMP #pragma omp parallel { // I am now thread iof n switch(omp_get_thread_num()) { case 0 : blah1.. case 1: blah2.. // Back to normal Parallel Construct Extremely
More informationProgramming with OpenMP*
Objectives At the completion of this module you will be able to Thread serial code with basic OpenMP pragmas Use OpenMP synchronization pragmas to coordinate thread execution and memory access 2 Agenda
More informationProfiling and Debugging OpenCL Applications with ARM Development Tools. October 2014
Profiling and Debugging OpenCL Applications with ARM Development Tools October 2014 1 Agenda 1. Introduction to GPU Compute 2. ARM Development Solutions 3. Mali GPU Architecture 4. Using ARM DS-5 Streamline
More informationCME 213 S PRING Eric Darve
CME 213 S PRING 2017 Eric Darve OPENMP Standard multicore API for scientific computing Based on fork-join model: fork many threads, join and resume sequential thread Uses pragma:#pragma omp parallel Shared/private
More informationXDS560 Trace. Technology Showcase. Daniel Rinkes Texas Instruments
XDS560 Trace Technology Showcase Daniel Rinkes Texas Instruments Agenda AET / XDS560 Trace Overview Interrupt Profiling Statistical Profiling Thread Aware Profiling Thread Aware Dynamic Call Graph Agenda
More informationShared Memory Programming with OpenMP (3)
Shared Memory Programming with OpenMP (3) 2014 Spring Jinkyu Jeong (jinkyu@skku.edu) 1 SCHEDULING LOOPS 2 Scheduling Loops (2) parallel for directive Basic partitioning policy block partitioning Iteration
More informationCS 470 Spring Mike Lam, Professor. Advanced OpenMP
CS 470 Spring 2018 Mike Lam, Professor Advanced OpenMP Atomics OpenMP provides access to highly-efficient hardware synchronization mechanisms Use the atomic pragma to annotate a single statement Statement
More informationOpenMP Lab on Nested Parallelism and Tasks
OpenMP Lab on Nested Parallelism and Tasks Nested Parallelism 2 Nested Parallelism Some OpenMP implementations support nested parallelism A thread within a team of threads may fork spawning a child team
More informationDPHPC: Introduction to OpenMP Recitation session
SALVATORE DI GIROLAMO DPHPC: Introduction to OpenMP Recitation session Based on http://openmp.org/mp-documents/intro_to_openmp_mattson.pdf OpenMP An Introduction What is it? A set
More informationIntroduction to OpenMP
Introduction to OpenMP Le Yan Objectives of Training Acquaint users with the concept of shared memory parallelism Acquaint users with the basics of programming with OpenMP Memory System: Shared Memory
More informationCMSC 714 Lecture 4 OpenMP and UPC. Chau-Wen Tseng (from A. Sussman)
CMSC 714 Lecture 4 OpenMP and UPC Chau-Wen Tseng (from A. Sussman) Programming Model Overview Message passing (MPI, PVM) Separate address spaces Explicit messages to access shared data Send / receive (MPI
More informationIntroduction to OpenMP. Rogelio Long CS 5334/4390 Spring 2014 February 25 Class
Introduction to OpenMP Rogelio Long CS 5334/4390 Spring 2014 February 25 Class Acknowledgment These slides are adapted from the Lawrence Livermore OpenMP Tutorial by Blaise Barney at https://computing.llnl.gov/tutorials/openmp/
More informationAllows program to be incrementally parallelized
Basic OpenMP What is OpenMP An open standard for shared memory programming in C/C+ + and Fortran supported by Intel, Gnu, Microsoft, Apple, IBM, HP and others Compiler directives and library support OpenMP
More informationIntroduction to OpenMP
Introduction to OpenMP Christian Terboven 10.04.2013 / Darmstadt, Germany Stand: 06.03.2013 Version 2.3 Rechen- und Kommunikationszentrum (RZ) History De-facto standard for
More informationReview. 35a.cpp. 36a.cpp. Lecture 13 5/29/2012. Compiler Directives. Library Functions Environment Variables
Review Lecture 3 Compiler Directives Conditional compilation Parallel construct Work-sharing constructs for, section, single Work-tasking Synchronization Library Functions Environment Variables 2 35a.cpp
More informationOpenMP Language Features
OpenMP Language Features 1 Agenda The parallel construct Work-sharing Data-sharing Synchronization Interaction with the execution environment More OpenMP clauses Advanced OpenMP constructs 2 The fork/join
More informationParallel Computing. Prof. Marco Bertini
Parallel Computing Prof. Marco Bertini Shared memory: OpenMP Implicit threads: motivations Implicit threading frameworks and libraries take care of much of the minutiae needed to create, manage, and (to
More informationParallel Programming
Parallel Programming OpenMP Nils Moschüring PhD Student (LMU) Nils Moschüring PhD Student (LMU), OpenMP 1 1 Overview What is parallel software development Why do we need parallel computation? Problems
More informationOpenMP Algoritmi e Calcolo Parallelo. Daniele Loiacono
OpenMP Algoritmi e Calcolo Parallelo References Useful references Using OpenMP: Portable Shared Memory Parallel Programming, Barbara Chapman, Gabriele Jost and Ruud van der Pas OpenMP.org http://openmp.org/
More informationOpenMP: The "Easy" Path to Shared Memory Computing
OpenMP: The "Easy" Path to Shared Memory Computing Tim Mattson Intel Corp. timothy.g.mattson@intel.com 1 * The name OpenMP is the property of the OpenMP Architecture Review Board. Copyright 2012 Intel
More information