LIN 2.0 Connectivity on Freescale 8/16-bit MCUs Using Volcano LTP

Size: px
Start display at page:

Download "LIN 2.0 Connectivity on Freescale 8/16-bit MCUs Using Volcano LTP"

Transcription

1 Freescale Semiconductor Application Note AN2767 Rev. 0, 11/2004 LIN 2.0 Connectivity on Freescale 8/16-bit MCUs Using Volcano LTP by: Zdenek Kaspar, Jiri Kuhn 8/16-bit Systems Engineering Roznov pod Radhostem, Czech Republic Introduction LIN (Local Interconnect Network) is a low-cost, serial communication protocol intended for use mainly in the distributed electronic systems of vehicles. LIN will be the enabling factor in implementing a hierarchical vehicle network to achieve further feature enhancement and cost reduction in vehicles. LIN cannot compete against much more sophisticated networks such as CAN (controller area network) and MOST (media-oriented system transport), or Byteflight. However, LIN s simplicity and very low module price make it ideal for applications that do not require such sophisticated networks. This document describes all the necessary how-to steps for implementing LIN 2.0 connectivity on Freescale 8/16-bit microcontroller units (MCUs) using the Volcano LIN 2.0 Target Package (LTP 2.0). It is not intended to replace either the LIN 2.0 specification package or the Volcano LTP 2.0 related documentation, but it is intended to be a brief and easy-to-read document that introduces and describes the subject of LIN 2.0 implementation. Thus, it can be read by both novices and experienced developers, who may be required to add LIN 2.0 connectivity to their applications. Freescale Semiconductor, Inc., All rights reserved.

2 Freescale LIN Portfolio Freescale LIN Portfolio Freescale offers a wide variety of MCUs and other LIN related products, such as: 8/16-bit MCUs for both LIN slave and master implementations HC08 HCS12 HCS12X 32-bit MCUs for LIN master implementations MPC55xx MAC71xx Analog Product Group products, including LIN physical layers, LIN/CAN SBC (System Basis Chip), and IDC (Intelligent Distribution Control) devices For the latest information on these products, please visit A dedicated LIN web page can be found at This provides product information, application notes, design tools, links, etc. related to all LIN products. LIN 1.3 drivers for many Freescale MCUs can be downloaded free of charge from this site. (Note that, although these drivers are fully functional, they are not supported by the Volcano LIN Tool Chain (page 3). Main Changes from LIN 1.3 to LIN 2.0 After the LIN 1.3 specification was released, the LIN Consortium decided to make a major revision step to meet the new requirements of the automotive industry. This major revision includes the following changes. (For more detailed information, see Reference [1].) The LIN API (as part of the LIN specification Reference [1]) is made mandatory for all nodes programmed in C language. An enhanced checksum has been added (including the protected identifier byte). A new frame type and signal type have been defined, allowing sporadic frames and byte array signals to be used. A node capability language has been specified to enable off-the-shelf slave node support. Node configuration commands have been added and are mandatory (resolution of conflicting frames). Diagnostics and diagnostic API have added. The goto_sleep and the wake_up signals have been separated. In spite of the new features, it is possible to connect a LIN 1.3 enabled slave node to a LIN 2.0 master node. In this configuration, the enhanced checksum, configuration and diagnostic features, and automatic baud rate detection are not required by the master node. The inverse configuration, that is, a LIN 1.3 master node with a LIN 2.0 slave node, is not allowed. 2 Freescale Semiconductor

3 LIN 2.0 Spec Package Overview LIN 2.0 Spec Package Overview The LIN 2.0 Spec Package consists of the following specifications. (For more detailed information, see Reference [1]). The LIN Physical Layer Specification describes the physical layer, including bit rate and clock tolerances. The LIN Protocol Specification describes the data link layer. The LIN Diagnostic and Configuration Specification describes the service that can be layered on top of the data link layer to provide for diagnostic messages and node configuration. The LIN API Specification describes the interface between the network and the application program, including the diagnostic module. The LIN Configuration Language Specification describes the format of the LIN description file, which is used to configure the complete network and serve as a common interface between the OEM and the suppliers of the different network nodes, as well as an input to development and analysis tools. The *.ldf extension is used for the LIN configuration language specification files. The LIN Node Capability Language Specification describes a format used to describe off-theshelf slave nodes that can be used with a plug-and-play tool to automatically create LIN description files. LIN node capability language specification files use the.ncf extension. Volcano LIN Tool Chain Implementing LIN 2.0 connectivity can be simplified by using LIN development tools, such as the Volcano LIN 2.0 development tool chain, the concept of which is shown in Figure 1. Volcano Automotive Group ( is a company offering a complete suite of development tools and embedded software for LIN network implementation. Freescale Semiconductor 3

4 Volcano LIN Tool Chain Figure 1. VCT LIN Development Tool Chain The VCT LIN 2.0 development tool chain comprises the following. Node Capability Language Specification File (NCF File) contains node dependent information, which can be used by the LIN Network Architect for the automated LIN description file creation. Communication Design Tool (LNA - LIN Network Architect) enables a high level design view for a set of networks or clusters, and provides the LIN Configuration Description File for a particular LIN cluster. LIN Configuration Description File (LDF File) contains information on the nodes, cluster configuration, and scheduling tables. As the structure of this file is completely outlined in the LIN specification, it can be created by the user or it can be generated by the high level LIN Network Architect tool. Target Hardware Information can be divided into two subsets. Configuration File (.cfg) includes hardware details about the SCI used (such as the SCI register address base, address of used input/output pins). Node Private File (.prv) links the LDF and CFG files together. 4 Freescale Semiconductor

5 Volcano LTP 2.0 NOTE The.cfg file is a subset of the.prv file and is included into the.prv file via the #include directive. The content of this file could be placed into the.prv file directly. LIN Configuration Tools is a PC based tool; it uses Target Hardware Information and LDF files as inputs and generates two files (called l_gen.h and l_gen.c), which should be directly added to the application. LIN Bus-Analyzer, LIN Bus-Emulator the LINspector can be used for passive monitoring of the LIN bus, emulation of any number of nodes, and for LIN protocol error injection. ECU Application Code contains the user defined application. The process of including the VCT LTP 2.0 to standard Metrowerks CodeWarrior structure is described in VCT LTP 2.0 in Application (page 10). LIN Library is a precompiled library with LIN driver implementation for a specific hardware target. Volcano LTP 2.0 NOTE Unless stated otherwise, all information applies to the slave nodes and the master node. The Volcano LIN Target Package 2.0 driver provides a solution for implementing LIN 2.0 connectivity on Freescale MCUs. As can be seen in Figure 1, it is an integral part of the Volcano development tool chain. A VCT LTP 2.0 driver exists for both the Metrowerks CodeWarrior and the Cosmic development environments, for the following MCU types (as of September 2004). S12C32 (16-bit MCU) and HC08GZ60 (8-bit MCU) for LIN master functionality HC08GR60A, HC08EY16, HC08QL4, and HC08QY4 MCU (all 8-bit MCUs) for LIN slave functionality There are also plans to include the S12X device. The LTP can be ordered directly from VCT at The LTP can be ordered from VCT by from sales@vct.se. VCT also offers evaluation licenses for the LTP. For LTP related technical questions, please contact support@vct.se. LIN Description File This section provides a summary of the LIN Description File features. For more detailed information, please refer to Reference [1] and Reference [2]. Freescale Semiconductor 5

6 Volcano LTP 2.0 LIN Protocol Definition The LIN Description File can be divided into several parts, the first part being the LIN Protocol Definition. LIN_protocol_version = "2.0"; LIN_language_version = "2.0"; LIN_speed = 15.6 kbps; LIN_protocol_version and LIN_language_version describe the LIN protocol version used. LIN_speed defines the LIN bus speed (in the range 1.0 kbps to 20.0 kbps). Nodes The next section, Nodes, describes all nodes connected to the cluster. Nodes Master: master, 5ms, 1ms; Slaves: EY16, QY4, GR60A, QL4; The first line defines the master node name, the master time base, and master jitter time (both in ms). The second line lists by name all slaves connected to the LIN cluster. Signal Definitions After the node definitions, the Signal Definitions are usually defined. Signals info resolving_done data_20 data_ey16_resp_error... : 8, 0x00, master, EY16, QY4, QL4, GR60A; : 1, 0x00, master, EY16, QY4, QL4, GR60A; : 8, 0x00, EY16, master; : 1, 0x00, EY16, master; Each line defines a signal with: A signal name (which must be unique within the signal identifier set) A number defining the signal length, which can be from one to sixteen bits for a scalar signal, or a multiple of eight (up to 64) for byte array signals A number representing the initial value of the signal The publisher node name One or more subscriber node names For detailed information on the Diagnostic_signals and Diagnostic_frames sections, see Reference [1]. 6 Freescale Semiconductor

7 Volcano LTP 2.0 Frames In the Frames section, all frames used in the cluster are defined, including the frames properties: Frames EY16_20: 0x20, EY16, 2 data_20, 0; data_ey16_resp_error, 9;... All frame names must be unique within both the frame identifier set and the following frame ID (which in this example is set to 0x20 1 ). The second parameter listed in the frame name line, the publisher node name, should be defined in Nodes (page 6). The final parameter describes the frame length in bytes. All signals related to the specific frame are enclosed within the braces. The number stated after the signal name represents the signal offset. Node Attributes The main area where the nodes are described completely is in the Node Attributes section. Node_attributes EY16 LIN_protocol = "2.0"; configured_nad = 0x40; product_id = 0x0004, 0x0020, 1; response_error = data_ey16_resp_error; P2_min = 20 ms; ST_min = 20 ms; configurable_frames global_info = 0x0050; resolving = 0x0060; EY16_20 = 0x1000;... The LIN_protocol variable contains the version of the LIN bus used by the node. The configured_nad specifies the diagnostic address; this is used in the automatic conflict resolving procedure, as well as in all diagnostic and configuration functions, to identify the node. For this reason, it is a unique number within the cluster. The product_id is a mandatory part of the node configuration; it consists of the supplier ID 2, the function ID 3, and the variant ID The frame IDs are stated without the checksum bit. 2. The supplier ID is assigned by the LIN consortium. For Freescale, it is 0x0004; for Freescale, the 0x000B supplier ID is reserved. Freescale Semiconductor 7

8 Volcano LTP 2.0 The response_error identifies the signal name used for LIN error reporting, and must be defined in the signal section. The time value P2_min defines the minimum time for a slave to prepare its response to a master request frame. The ST_min time defines the minimum time between two slave response frames. In configurable_frames, part of the node properties section, all frames subsistent to the node are listed (received as well as provided by the node). Schedule Table Last, but not least, is the Schedule table section. Schedule_tables sch_conflict_resolving AssignNAD 0x3A, 0x40, 0x000B, 0x0020 SlaveResp AssignFrameId EY16, global_info SlaveResp normal_mode global_info EY16_20 MasterReq SlaveResp delay 20 ms; delay 20 ms; delay 20 ms; delay 20 ms; delay 20 ms; delay 20 ms; delay 20 ms; delay 20 ms; The schedule table is the key property of the LIN protocol as a deterministic system. Schedule tables make it possible to assure that the bus will never be overloaded. It is also the key component to guarantee the periodicity of the signals. In this example, two schedule tables are defined. The first one, for conflict resolving, must be called after a master reset, to resolve any possible conflicts and to assign the frame IDs to the connected nodes. The second one is used in the normal run mode. In the first schedule table, there is an example of changing the NAD property on run. In this case, the NAD of the node with supplier ID 0x0004 (Freescale), function ID 0x0020 and NAD 0x3A, will be changed to 0x40. The AssignFrameId function is used to assign the frame to the node. To provide the master node with the slave response, the AssignFrameId and the AssignNAD frames should be followed by the SlaveResp frame. In the second schedule table, there is an example of the cluster normal running mode. 3. The function ID is assigned by the supplier; in this case 0x0020 was chosen. 4. The variant ID must be changed whenever the product is changed, but with an unaltered function. 8 Freescale Semiconductor

9 Volcano LTP 2.0 Every command in each defined schedule table must be followed by the delay time, which specifies the duration of the frame slot. This delay time must be longer than the maximum allowed frame transfer time, and should be a multiple of the master node time base. LIN Node Private File This file links the Target Configuration File (page 10) and the LIN Description File (page 5) together. LIN_private_file; LIN_protocol_version = "2.0"; LIN_language_version = "2.0"; concurrency_safety = LTP; network "demo_net" node EY16; file "demo_net.ldf"; original_nad = 0x3A; supports_user_defined_diagnostic; flag res_done latches signal resolving_done; interface "i1" connects to demo_net; [include "uart.cfg"] The first two lines specify the LIN bus version used by the node. The next line, concurrency_safety, determines which part (either LIN LTP or application) has priority for peripheral access. The variable node defines the node name. The variable file defines the subsistent LIN Description File (page 5). The original_nad sets the initial NAD and can be changed on run, as is described in the Schedule Table (page 8). If the LIN 2.0 User Defined Diagnostics (page 13) features are required, the supports_user_defined_diagnostic key word should be declared after the original_nad. If the LIN Configuration Tool finds the supports_user_defined_diagnostic key word, it generates the necessary signal read and write calls to allow direct access to the diagnostic frames using the signal API (see Reference [2] for details). The subsequent line defines the signal flag. The first name stated after the flag key word (res_done in this case) is the name of the signal flag. The second identifier must refer to a signal either declared in Signal Definitions (page 6), or renamed within the private file. This line can be repeated for as many signal flags as needed. The last section consists of the interface name (i1 in this case) and the Target Configuration File (page 10). For more details about the LIN Node Private File, see Reference [2] and Reference [4]. Freescale Semiconductor 9

10 Volcano LTP 2.0 Target Configuration File Finally, the Target Configuration File file comes into the LIN Configuration Tool (it is included through the [include uart.cfg] directive into the.prv file): uart "hc08esci" clock_frequency_khz= 2000; sci_register_base= 0x09; port_ddr_addr= 0x0c; port_io_addr= 0x08; rx_pin_offset= 1; tx_pin_offset= 0; The first variable after the name of the UART (hc08esci in this case) is the clock_frequency. It defines the SCI module input clock frequency in khz. The next line, sci_register_base, points to the SCI register base address. Similarly, port_ddr_addr is the address of the data direction register where the SCI output pin is situated, and port_io_addr is the address of the data register for the SCI output pin. The final two lines describe the offset of the SCI receive and transmit pins. VCT LTP 2.0 in Application The VCT LTP 2.0, apart from the example application, contains a driver set consisting of the following components. lin.h header file (linking together the l_types.h, l_core.h, l_target.h and l_gen.h header files) lin.lib LIN core library target.c and targer.h (providing the LIN target specified information for the LIN driver) interrupt_handles.c file takes care of mapping the LIN required interrupts (available for some targets only) l_gen.h and l_gen.c files (generated by the LIN Configuration Tools; see Volcano LIN Tool Chain (page 3) for details) ld2_api.h, ld2_core.h, ld2_master, ld2_slave, ld3cooked_api.h, ld3cooked_core.h, ld3raw_api.h and ld3raw_core.h header files to enable the configuration and diagnostic functions of the VCT LTP 2.0 To add LIN functionality to a Metrowerks CodeWarrior based application: The target.h and lin.h header files should be included in the application file (e.g. slave.c). The l_gen.c, target.c and interrupt_handler.c (if applicable) should be included in the Metrowerks CodeWarrior Project Tree (see Figure 2). The lin.lib library should be included in the Metrowerks CodeWarrior Project Tree (see Figure 2). The path to the directory where the VCT LTP 2.0 is stored should be added to the Metrowerks CW Access Path. An example of a LIN 2.0 enabled Metrowerks CW Project Tree can be seen in Figure Freescale Semiconductor

11 Volcano LTP 2.0 Figure 2. Metrowerks CodeWarrior Project Tree LIN Initialization Before transmitting LIN frames after an MCU reset or a LIN communication shutdown, the LIN interface must be initialized. This initialization consists of the following command sequence: init_target (); /* Initialize non-lin hardware */ result = l_sys_init (); /* Initialize LIN system component */ check (result); l_ifc_init_i1 (); /* Initialize the interface */ ENABLE_INTS(); /* Turn on interrupts */ result = l_ifc_connect_i1 (); /* Connect driver to I/O pins */ check (result); The check(result) function is used to check the result of the LIN API functions call, and provides the necessary steps when the result is different from the value 0x00. Freescale Semiconductor 11

12 Volcano LTP 2.0 Signal Naming Convention Once the LIN initialization is carried out (as described in the previous section), the use of the VCT LTP is very familiar. All LIN related signal read or write keep to the following simple naming convention, as described in the Application Program Interface part of the LIN specification (all letters should be in lower case, and each part is separated by an underscore). To indicate LIN related signals, each name starts with l (lower case L). The next part is the signal type definition 1, either bool for boolean values, u8 for 8-bit unsigned signals, or u16 for 16-bit unsigned signals. The next part determines whether signal can either be read (rd) or written (wr) by the node. The same signal can be written on the provider side and read on the subscriber side. The last part belongs to the signal name, as is defined in the Signal Definitions (page 6) section of the LIN Description File (page 5). An example of a write API call could be: l_bool_wr_resolving_done(1); This line will write the value 1 into the resolving_done LIN boolean signal. The exact timing of the signal transmission on the LIN bus depends on the Schedule Table (page 8). Node LIN Related Functions Node LIN related functions can be divided into two kinds: Writing and reading LIN signals Schedule table management 2 Here are some examples of writing and reading LIN signals: l_u8_wr_info(0xaa); messages[0] = l_u8_rd_data_20(); In the first line, the info signal content is set to the value 0xAA. In the second line, the messages[0] buffer is filled by the data_20 signal value. An example of the schedule table management could be: l_sch_set_i1(sch_conflict_resolving, 0); /* start conflict resolving */ while (l_sch_tick_i1()!= 1) /* one round */ busy_wait_until_next_period(); l_sch_set_i1 (normal_mode,0); This example shows the transition between the sch_conflict_resolving and normal_mode schedule tables. To apply the schedule table the l_sch_set_i1 3 command is issued. The first parameter of this function is the name of the desired schedule table, the second is the starting entry point in that table. The 1. Intimately bound up with the signal length in Signal Definitions (page 6). 2. Applicable to the master node only. 3. The i1 is the interface name as is described in LIN Node Private File (page 9). 12 Freescale Semiconductor

13 Volcano LTP 2.0 The l_sch_tick_i1 function returns the next schedule table entry number, so that here the while() condition ensures the changeover of tables on the schedule table begins. The busy_wait_until_next_period() is a user function providing the delay, which is one LIN schedule table period long. LIN 2.0 User Defined Diagnostics To enable the user defined diagnostics: The supports_user_defined_diagnostic key word must be stated in LIN Node Private File (page 9). Master request and Slave response frames transmission commands should be included in the Schedule Table (page 8), to a desired schedule table position where the user defined diagnostics are required. Because the Master Request (0x3c) and Slave Response (0x3d) frame types are utilized for user defined diagnostic transmission, the user defined diagnostic frames transmitted from the master node to the slave nodes (Master Requests) must all have the first data byte in the range 0x80 to 0xFF. Here is an example of using user defined diagnostics usage. Slave node 1 l_u8_wr_slaverespb0_demo_net(0x81); /* set the slave response */... if (l_flg_tst_res_done()) /* conflict resolving done flag set? */ l_u8_wr_slaverespb0_demo_net(0x80); /* yes, clear the slave response */ l_flg_clr_res_done(); /* clear the flag */ Master node if (l_u8_rd_slaverespb0_demo_net() == 0x81) /* new node detected? */ NewNode();... Low Power Mode, Shutting Down the LIN Communication To introduce the MCU low power modes, the goto_sleep and wake_up 2 commands were defined within the LIN specification. Transition between the normal running mode and the low power mode is different for master and slave nodes. Master Node The master node provides one simple command for entering the low power mode: 1. A Slave Response frame is transmitted each time the appropriate buffer write command is issued, and a Slave Response entry is defined in the processing schedule table. 2. The wake_up signal on the master side can be replaced by any ordinary frame header since the break will act as a wake_up pulse. Freescale Semiconductor 13

14 Volcano LTP 2.0 l_ifc_goto_sleep_i1(); The i1 is the interface name as was described in the LIN Node Private File (page 9). Transition between the low power mode and the normal running mode on the master node side consists of the following steps: if ((l_ifc_read_status_i1() & 0x0010) == L_WAKEUP_REQUEST) l_ifc_init_i1(); /* Initialize the interface */ l_ifc_connect_i1(); /* Connect driver to I/O pins */ l_sch_set_i1(sch_conflict_resolving, 0); /* start conflict resolving */ while (l_sch_tick_i1()!= 1) /* one round */ busy_wait_until_next_period(); l_sch_set_i1(normal_mode,0); The l_ifc_read_status_i1() function, among others, returns information on the wake_up signal received. This information is stored in bit 4 of the l_ifc_read_status_i1 returned value, so the L_WAKEUP_REQUEST symbolic macro is equal to the value 0x10. If this condition is true (the wake_up request has been received), the LIN interface is initialized and connected, and the conflict resolving schedule table is applied. After the conflict resolving phase, the LIN cluster switches to the normal running mode. Slave Node The situation on the slave side is exactly the opposite. To detect the goto_sleep request the l_ifc_read_status() function is utilized: if ((l_ifc_read_status_i1() & 0x0008)== L_SLEEP_REQUEST)... Information about the goto_sleep request is stored on bit 3 of the l_if_read_status_i1 returned value, so the L_SLEEP_REQUEST symbolic macro is equal to the value 0x08. System behavior after the goto_sleep request depends on the type of application. There are two possible ways to reduce the power consumption of the system. The LIN interface can be switched to the low power mode via its enable pin, and the system switchable voltage regulator can be turned off to completely shut down the MCU. The MCU can be switched to its wait or stop mode. To wake up the cluster from sleep mode, the slave should issue the following command: l_ifc_wakeup_i1(); The i1 is the interface name as was described in LIN Node Private File (page 9). Before the wake_up signal is transmitted, the slave LIN interface should be initialized and connected, and, according to the LIN specification, the LIN cluster should be in sleep mode. 14 Freescale Semiconductor

15 The system behavior after the wake_up signal is received depends on the status of the MCU. Application Example If the MCU was turned off via the system voltage regulator shut down, it can be turned on only via the voltage regulator power up. If the MCU was switched to the wait or stop mode, depending on the system configuration two scenarios are possible. If the LIN interface is not in low power mode, the MCU can be notified about the LIN bus activity via the SCI interrupt. If the LIN interface was previously switched to the low power mode, the MCU can be notified about the LIN bus activity via the IRQ interrupt. Application Example The example application 1 demonstrating the Freescale LIN 2.0 capability is based on the AN2573/D application note, which deals with the LINKits LIN evaluation boards (see Reference [7]). However, it has been adapted to meet the LIN 2.0 specification and to utilize the Volcano LIN Target Package (VCT LTP 2.0). As the VCT LTP 2.0 is strongly schedule oriented, the following feature of the application described in AN2573/D was not included. Multiple identical slave nodes are not supported, thus the slave application supports only one frame ID per slave MCU type (see Table 1). As multiple frames per node are not supported in the application, the frame IDs were slightly modified. New frame ID assignments, as well as the configured NAD, can be seen in Table 1: Table 1 The LIN Frame ID Slave (by MCU type) Frame ID Protected Frame ID Configured NAD EY16 0x20 0x20 0x40 QY4 0x18 0xD8 0x41 QL4 0x10 0x50 0x42 GR60A 0x28 0xA8 0x43 Key Features As the example application comes from AN2573, it is not described in detail here. Only the key features and changes are described in this section; it is recommended that the reader first study AN Example applications are based on the following LTP versions: LTP20_1_0_1 (for MC9S12C32), LTP20_1_1_1 (for MC68HC908GZ60), LTP20_1_4_0 (for MC68HC908EY16), LTP20_1_2_1 (for MC68HC908QY4) Freescale Semiconductor 15

16 Application Example Slave Node Application The example application comprises two parts. The first one is the slave application. With respect to the original application, the following changes were made. As multiple frames per slave node are not supported, the ReadButton() function has been modified and does not support long button press detection. For the same reason, the LedDisplay() and the LinResponse() have been modified. Now the LedDisplay() function displays only sent data, and the LinResponse() function works with only one assigned frame ID (shown in Table 1). The slave node application was unified as much as possible to allow easy migration to different MCUs. This is done through the board.h file, where all hardware dependent features are defined, such as the GPIO ports, where the switch and LEDs are connected, and the position of the LIN interface enable pin. The final two notable features are: Low power mode. The goto_sleep command reception is handled as is described in Low Power Mode, Shutting Down the LIN Communication (page 13). After the goto_sleep command is received, the voltage regulator is turned off and the MCU is shut down. The same sequence is processed when no LIN bus activity is detected for a period greater than four seconds. The on-run connection capability of the slave nodes. This is handled via the LIN 2.0 User Defined Diagnostics (page 13), using the frame transmitted at the end of the conflict_resolving schedule table 1. If the slave was reset or recently connected after a conflict_resolving schedule table pass, it responds to a master request (via the SlaveResponse frame), and this response causes the conflict_resolving schedule to be applied in the master node. Note, however, that this method works correctly only when one node is connected at a time; otherwise a LIN bus collision occurs. Master Node Application To meet the LIN 2.0 specification and fulfil the single frame ID per slave node concept, the master node application was modified more than the slave nodes. As the functions used to read the frame buffer contain the frame name (as described in Signal Naming Convention (page 12)), it is not possible to use one message buffer for all frames published by the master node. Key features of the master node application are: Detection of slave node no longer responding. This is handled via the l_ifc_read_status_i1() function, which, among others, contains the last frame protected identity (frame ID including the checksum) of the last detected and processed frame by the node, and the successfully transferred flag, which is set when the last processed frame was transferred without error 2. To enable subsequent actions, a list of active nodes is implemented in the master node application 3. If a slave node is lost, the LED strip is displayed and the relevant flag in the active node list is cleared. 1. The resolving_done signal in the resolving frame is used for this purpose. 2. It is necessary to keep in mind, that calling the l_ifc_read_status_i1() function without any frame transfer in between returns zero on the second call. 3. After reset, or before each schedule_resolving run, the active node list is set, so that the initial condition is that all slave nodes are connected to the cluster. 16 Freescale Semiconductor

17 Application Example New slave node connection detection. As described in Slave Node Application (page 16), the resolving_done signal in the resolving frame is used to inform the slave nodes that the conflict_resolving schedule table has completed. If a slave node does not receive this information (this node having been recently reset or powered-up), it responds to the SlaveResponse header. When the master receives this SlaveResponse, it sets the active node list for all nodes and reenters the conflict_resolving schedule table to assign frame IDs to the slave nodes. Low power mode. The LIN low power mode can be controlled also by the master node. If the switch on the LINKit master board is turned on, the master node sends the goto_sleep command to the LIN bus and the strip is displayed on the LEDs. To show information from the currently connected slave nodes on the LINKit master board LEDs, the real time interrupt (on S12 LINKits master board) or the time base module interrupt (on GZ60 LINKits master board) is used. Freescale Semiconductor 17

18 References References 1. LIN Specification Package, Revision 2.0, 23 September Private File Grammar Specification LIN 2.0 Implementation, Rev. C Volcano Communications Technologies, 14 October Test Report for LTP 2.0 HC908GZ60, Rev. A Volcano Communications Technologies, 15 October LTP Target Library Notes for HC908GZ60 Metrowerks CodeWarrior 2.1.1, Rev. C Volcano Communications Technologies, 16 October User s Guide for LTP 2.0, Rev. D Volcano Communications Technologies, 31 October LIN Specification Package, Revision 1.3, 12 December LINkits LIN Evaluation Boards, Freescale document number: AN LTP 2.0 Target Library Notes for MC9S12C32 Metrowerks CodeWarrior 2.0, Rev. C, Volcano Communications Technologies, 14 October Test Report for LTP 2.0 MC9S12C32, Rev. C Volcano Communications Technologies, 14 October LTP Target Library Notes for MC68HC908EY16 Metrowerks CodeWarrior 2.2.1, Rev. B Volcano Communications Technologies, 31 October Test Report for LTP 2.0 MC68HC908EY16, Rev. A Volcano Communications Technologies, 31 October LTP Target Library Notes for MC68HC908QY4 Metrowerks CodeWarrior 3.0, Rev. C Volcano Communications Technologies, 21 November Test Report for LTP 2.0 MC68HC908QY4, Rev. B Volcano Communications Technologies, 21 November Freescale Semiconductor

19 Acronyms Acronyms API CAN CFG ECU ID IDC ISR LCFG LIN LNA LTP MCU NAD PRV SBC SCI UART VCT Application Program Interface Controller Area Network Target Hardware Configuration File Electronic Control Unit Identifier Intelligent Distribution Control Interrupt Service Routine LIN Configuration Tools Local Interconnect Network LIN Network Architect LIN Target Package Microcontroller Unit Node Address for Diagnostic Private File System Basis Chip Serial Communications Interface Universal Asynchronous Receiver and Transmitter Volcano Communications Technologies Freescale Semiconductor 19

20 How to Reach Us: USA/Europe/Locations not listed: Freescale Semiconductor Literature Distribution P.O. Box 5405, Denver, Colorado or Japan: Freescale Semiconductor Japan Ltd. ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo , Japan or Asia/Pacific: Freescale Semiconductor H.K. Ltd. 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong Learn More: For more information about Freescale Semiconductor products, please visit Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. CodeWarrior is a registered trademark of MetroWerks, Inc., a wholly owned subsidiary of Freescale Semiconductor, Inc. Metrowerks and the Metrowerks logo are registered trademarks of Metrowerks, Inc., a wholly owned subsidiary of Freescale Semiconductor, Inc. LNA, LINspector, and LTP are trademarks of Volcano Communications Technologies AB. All other product or service names are the property of their respective owners. Freescale Semiconductor, Inc AN2767 Rev. 0, 11/2004

Introduction to LIN 2.0 Connectivity Using Volcano LTP

Introduction to LIN 2.0 Connectivity Using Volcano LTP Freescale Semiconductor White Paper LIN2VOLCANO Rev. 0, 12/2004 Introduction to LIN 2.0 Connectivity Using Volcano LTP by: Zdenek Kaspar, Jiri Kuhn 8/16-bit Systems Engineering Roznov pod Radhostem, Czech

More information

2005: 0.5 PQ-MDS-PCIEXP

2005: 0.5 PQ-MDS-PCIEXP HW Getting Started Guide PQ-MDS-PCIEXP Adaptor December 2005: Rev 0.5 PQ-MDS-PCIEXP Adaptor HW Getting Started Guide Step 1:Check HW kit contents 1.PQ-MDS-PCIEXP Adaptor 2.PIB (Platform I/O Board) to PCIEXP

More information

PQ-MDS-QOC3 Module. HW Getting Started Guide. Contents. About This Document. Required Reading. Definitions, Acronyms, and Abbreviations

PQ-MDS-QOC3 Module. HW Getting Started Guide. Contents. About This Document. Required Reading. Definitions, Acronyms, and Abbreviations HW Getting Started Guide PQ-MDS-QOC3 Module July 2006: Rev. A Contents Contents........................................................................................ 1 About This Document..............................................................................

More information

etpu General Function Set (Set 1) David Paterson MCD Applications Engineer

etpu General Function Set (Set 1) David Paterson MCD Applications Engineer Freescale Semiconductor Application Note Document Number: AN2863 Rev. 0, 12/2007 etpu General Function Set (Set 1) by David Paterson MCD Applications Engineer 1 Introduction This application note complements

More information

Using IIC to Read ADC Values on MC9S08QG8

Using IIC to Read ADC Values on MC9S08QG8 Freescale Semiconductor Application Note AN3048 Rev. 1.00, 11/2005 Using IIC to Read ADC Values on MC9S08QG8 by Donnie Garcia Application Engineering Microcontroller Division 1 Introduction The MC9S08QG8

More information

Pad Configuration and GPIO Driver for MPC5500 Martin Kaspar, EMEAGTM, Roznov Daniel McKenna, MSG Applications, East Kilbride

Pad Configuration and GPIO Driver for MPC5500 Martin Kaspar, EMEAGTM, Roznov Daniel McKenna, MSG Applications, East Kilbride Freescale Semiconductor Application Note Document Number: AN2855 Rev. 0, 2/2008 Pad Configuration and GPIO Driver for MPC5500 by: Martin Kaspar, EMEAGTM, Roznov Daniel McKenna, MSG Applications, East Kilbride

More information

Upgrade the Solution With No Changes 2 Upgrade the Solution With No Changes If a Codebase does not contain updates to its properties, it is possible t

Upgrade the Solution With No Changes 2 Upgrade the Solution With No Changes If a Codebase does not contain updates to its properties, it is possible t Freescale Semiconductor Application Note Document Number: AN3819 Rev. 0.0, 02/2009 Methods for Upgrading Freescale BeeStack Codebases 1 Introduction This note describes how to upgrade an existing Freescale

More information

Figure 1. Power Barrel Connector Requirements

Figure 1. Power Barrel Connector Requirements Freescale Semiconductor Quick Start Guide Rev. 0.1, 06/29/2004 DEMO9S12NE64 Demo Quick Start Guide Introduction This kit and guide contains everything you need to get started. You will connect the board

More information

MC33696MODxxx Kit. 1 Overview. Freescale Semiconductor Quick Start Guide. Document Number: MC33696MODUG Rev. 0, 05/2007

MC33696MODxxx Kit. 1 Overview. Freescale Semiconductor Quick Start Guide. Document Number: MC33696MODUG Rev. 0, 05/2007 Freescale Semiconductor Quick Start Guide Document Number: MC33696MODUG Rev. 0, 05/2007 MC33696MODxxx Kit by: Laurent Gauthier Toulouse, France 1 Overview This document provides introductory information

More information

MPC8349E-mITX-GP Board Errata

MPC8349E-mITX-GP Board Errata Freescale Semiconductor Document Number: MPC8349EMITX-GPBE Rev. 2, 01/2007 MPC8349E-mITX-GP Board Errata This document describes the known errata and limitations of the MPC8349E-mITX-GP reference platform.

More information

Electrode Graphing Tool IIC Driver Errata Microcontroller Division

Electrode Graphing Tool IIC Driver Errata Microcontroller Division Freescale Semiconductor User Guide Addendum TSSEGTUGAD Rev. 1, 03/2010 Electrode Graphing Tool IIC Driver Errata by: Microcontroller Division This errata document describes corrections to the Electrode

More information

Using the Project Board LCD Display at 3.3 volts

Using the Project Board LCD Display at 3.3 volts Freescale Semiconductor SLK0100AN Application Note Rev. 0, 1/2007 By: John McLellan Applications Engineering Austin, TX 1 Introduction This document guides you through the steps necessary to use the LCD

More information

Interfacing HCS12 Microcontrollers to the MFR4200 FlexRay Controller

Interfacing HCS12 Microcontrollers to the MFR4200 FlexRay Controller Freescale Semiconductor Application Note AN3216 Rev. 0, 2/2006 Interfacing HCS12 Microcontrollers to the MFR4200 FlexRay Controller by: David Paterson MCD Applications, East Kilbride 1 Introduction Freescale

More information

PCB Layout Guidelines for the MC1321x

PCB Layout Guidelines for the MC1321x Freescale Semiconductor Application Note Document Number: AN3149 Rev. 0.0, 03/2006 PCB Layout Guidelines for the MC1321x 1 Introduction This application note describes Printed Circuit Board (PCB) footprint

More information

PQ-MDS-PIB. HW Getting Started Guide 12,13. January 2006: Rev Check kit contents

PQ-MDS-PIB. HW Getting Started Guide 12,13. January 2006: Rev Check kit contents HW Getting Started Guide PQ-MDS-PIB January 2006: Rev. 0.4 Step 1: Check kit contents 1. PQ- MDS- PIB (Platform I/O Board, or PIB ) 2. Power cable extension with on-off switch 3. 25 Pin IEEE 1284 Parallel

More information

56F8300 BLDC Motor Control Application

56F8300 BLDC Motor Control Application 56F8300 BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document 56F8300 16-bit Digital Signal Controllers 8300BLDCQETD Rev. 2 08/2005 freescale.com Document

More information

Mask Set Errata. Introduction. MCU Device Mask Set Identification. MCU Device Date Codes. MCU Device Part Number Prefixes MSE08AZ32_0J66D 12/2002

Mask Set Errata. Introduction. MCU Device Mask Set Identification. MCU Device Date Codes. MCU Device Part Number Prefixes MSE08AZ32_0J66D 12/2002 Mask Set Errata MSE08AZ32_0J66D 12/2002 Mask Set Errata for MC68HC08AZ32, Mask 0J66D Introduction This mask set errata applies to this MC68HC08AZ32 MCU mask set: 0J66D MCU Device Mask Set Identification

More information

HC912D60A / HC912Dx128A 0.5µ Microcontrollers Mask sets 2K38K, 1L02H/2L02H/3L02H & K91D, 0L05H/1L05H/2L05H

HC912D60A / HC912Dx128A 0.5µ Microcontrollers Mask sets 2K38K, 1L02H/2L02H/3L02H & K91D, 0L05H/1L05H/2L05H Freescale Semiconductor Engineering Bulletin EB664 Rev. 6, 08/2006 HC912D60A / HC912Dx128A 0.5µ Microcontrollers Mask sets 2K38K, 1L02H/2L02H/3L02H & K91D, 0L05H/1L05H/2L05H by: Devaganesan Rajoo HC12

More information

PAS08QF80 User s Manual

PAS08QF80 User s Manual PAS08QF80 User s Manual HC(S)08 Programming Adapter PAS08QF80UM Revision 0., June 00 User s Manual PAS08QF80 HC(S)08 Programming Adapter PAS08QF80 Quick Start Guide The PAS08QF80 is a low-cost universal

More information

Using the PowerQUICC II Auto-Load Feature

Using the PowerQUICC II Auto-Load Feature Freescale Semiconductor Application Note Document Number: AN3352 Rev. 0, 01/2007 Using the PowerQUICC II Auto-Load Feature by David Smith/Patrick Billings Field Application Engineering/DSD Applications

More information

Mechanical Differences Between the 196-pin MAP-BGA and 196-pin PBGA Packages

Mechanical Differences Between the 196-pin MAP-BGA and 196-pin PBGA Packages Freescale Semiconductor Engineering Bulletin EB360 Rev. 1, 10/2005 Mechanical Differences Between the 196-pin MAP-BGA and 196-pin PBGA Packages This document describes the differences between the 196-pin

More information

Interfacing MPC5xx Microcontrollers to the MFR4310 FlexRay Controller David Paterson MCD Applications, East Kilbride

Interfacing MPC5xx Microcontrollers to the MFR4310 FlexRay Controller David Paterson MCD Applications, East Kilbride Freescale Semiconductor Application Note Document Number: AN3256 Rev. 2, 2/2008 Interfacing MPC5xx Microcontrollers to the MFR4310 FlexRay Controller by: David Paterson MCD Applications, East Kilbride

More information

Functional Differences Between the DSP56307 and DSP56L307

Functional Differences Between the DSP56307 and DSP56L307 Freescale Semiconductor Engineering Bulletin EB361 Rev. 3, 10/2005 Functional Differences Between the DSP56307 and DSP56L307 The DSP56307 and DSP56L307, two members of the Freescale DSP56300 family of

More information

Component Development Environment Installation Guide

Component Development Environment Installation Guide Freescale Semiconductor Document Number: PEXCDEINSTALLUG Rev. 1, 03/2012 Component Development Environment Installation Guide 1. Introduction The Component Development Environment (CDE) is available as

More information

PAS08QF5264 User s Manual

PAS08QF5264 User s Manual PAS08QF6 User s Manual HC(S)08 Programming Adapter PAS08QF6UM Revision 0., June 00 User s Manual PAS08QF6 HC(S)08 Programming Adapter PAS08QF6 Quick Start Guide The PAS08QF6 is a low-cost universal programming

More information

Migrating from the MPC852T to the MPC875

Migrating from the MPC852T to the MPC875 Freescale Semiconductor Application Note Document Number: AN2584 Rev. 1, 1/2007 Migrating from the MPC852T to the MPC875 by Ned Reinhold NCSD Applications Freescale Semiconductor, Inc. Austin, TX This

More information

However, if an event comes in when the new value is being written to the pulse accumulator counter, that event could be missed. One solution to this p

However, if an event comes in when the new value is being written to the pulse accumulator counter, that event could be missed. One solution to this p Engineering Bulletin 7/2003 HC11 and HC12 Families Pulse Accumulator By Darci Ernst Systems Engineering Austin, TX Introduction and Background Detailed Description The timer module is one of the peripherals

More information

Clock Mode Selection for MSC8122 Mask Set K98M

Clock Mode Selection for MSC8122 Mask Set K98M Freescale Semiconductor Application Note AN2904 Rev. 0, 11/2004 Clock Mode Selection for MSC8122 Mask Set K98M By Donald Simon and Wes Ray This application note describes the MSC8122 clock modes for mask

More information

EchoRemote Evaluation Software for Windows

EchoRemote Evaluation Software for Windows Freescale Semiconductor Application Note Document Number: AN2953 Rev.1, 05/2007 EchoRemote Evaluation Software for Windows 1 Overview EchoRemote is a Microsoft Windows program that communicates with the

More information

MC56F825x/MC56F824x (2M53V) Chip Errata

MC56F825x/MC56F824x (2M53V) Chip Errata Freescale Semiconductor MC56F825XE_2M53V Chip Errata Rev. 1, 05/2012 MC56F825x/MC56F824x (2M53V) Chip Errata The following errata items apply to devices of the maskset 2M53V. 2012 Freescale Semiconductor,

More information

Using the Multi-Axis g-select Evaluation Boards

Using the Multi-Axis g-select Evaluation Boards Freescale Semiconductor Application Note Rev 2, 10/2006 Using the Multi-Axis g-select Evaluation Boards by: Michelle Clifford and John Young Applications Engineers Tempe, AZ INTRODUCTION This application

More information

Programming the Keyboard Interrupt Module (KBI) on HC(S)08 MCUs

Programming the Keyboard Interrupt Module (KBI) on HC(S)08 MCUs Freescale Semiconductor Application Note AN2900 Rev. 0, 01/2005 Programming the Keyboard Interrupt Module (KBI) on HC(S)08 MCUs by: Gabriel Sanchez Barba RTAC Americas Mexico Overview This document is

More information

Using the Serial Peripheral Interface (SPI) Module on 68HC(9)08 Microcontrollers

Using the Serial Peripheral Interface (SPI) Module on 68HC(9)08 Microcontrollers Freescale Semiconductor Application te AN2878 Rev. 0, 01/2005 Using the Serial Peripheral Interface (SPI) Module on 68HC(9)08 Microcontrollers by: Rogelio Reyna García RTAC Americas Mexico Overview This

More information

IIC Driver for the MC9S08GW64

IIC Driver for the MC9S08GW64 Freescale Semiconductor Application Note Document Number: AN4158 Rev. 0, 8/2010 IIC Driver for the MC9S08GW64 by: Tanya Malik Reference Design and Applications Group Noida India 1 Introduction This document

More information

USB Bootloader GUI User s Guide

USB Bootloader GUI User s Guide Freescale Semiconductor User s Guide Document Number: MC9S08JS16UG Rev. 0, 10/2008 USB Bootloader GUI User s Guide by: Derek Liu Applications Engineering China 1 Overview The MC9S08JS16 (JS16) supports

More information

Using an I 2 C EEPROM During MSC8157 Initialization

Using an I 2 C EEPROM During MSC8157 Initialization Freescale Semiconductor Application Note AN4205 Rev. 0, 11/2010 Using an I 2 C EEPROM During MSC8157 Initialization The MSC8157 family allows you to use an I 2 C EEPROM to to initialize the DSP during

More information

ColdFire Convert 1.0 Users Manual by: Ernest Holloway

ColdFire Convert 1.0 Users Manual by: Ernest Holloway Freescale Semiconductor CFCONVERTUG Users Guide Rev.0, 09/2006 ColdFire Convert 1.0 Users Manual by: Ernest Holloway The ColdFire Convert 1.0 (CF) is a free engineering tool developed to generate data

More information

MTIM Driver for the MC9S08GW64

MTIM Driver for the MC9S08GW64 Freescale Semiconductor Application Note Document Number: AN4160 Rev. 0, 8/2010 MTIM Driver for the MC9S08GW64 by: Tanya Malik Reference Design and Applications Group India IDC MSG NOIDA 1 Introduction

More information

MPR083 Proximity Evaluation Kit User s Guide

MPR083 Proximity Evaluation Kit User s Guide Freescale Semiconductor User s Guide Rev 2, 04/2008 MPR083 Proximity Evaluation Kit User s Guide by: Laura Salhuana Introduction This guide will aid you in connecting the MPR083 Evaluation Kit Board to

More information

MPC8260 IDMA Timing Diagrams

MPC8260 IDMA Timing Diagrams Freescale Semiconductor Application Note Document Number: AN2177 Rev. 4, 07/2006 MPC8260 IDMA Timing Diagrams By DSD Applications, NCSG Freescale Semiconductor, Inc. The MPC8260 PowerQUICC II integrated

More information

Freescale BeeStack Documentation Overview Document Number: BSDO Rev /2008

Freescale BeeStack Documentation Overview Document Number: BSDO Rev /2008 Freescale BeeStack Documentation Overview Document Number: BSDO Rev. 1.0 04/2008 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale

More information

Power Cycling Algorithm using the MMA73x0L 3-Axis Linear Accelerometer

Power Cycling Algorithm using the MMA73x0L 3-Axis Linear Accelerometer Freescale Semiconductor Application Note Rev 1, 06/2007 Power Cycling Algorithm using the MMA73x0L 3-Axis Linear Accelerometer by: Kimberly Tuck Accelerometer Systems and Applications Engineering Tempe,

More information

56F805. BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document. 56F bit Digital Signal Controllers

56F805. BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document. 56F bit Digital Signal Controllers 56F805 BLDC Motor Control Application with Quadrature Encoder using Processor Expert TM Targeting Document 56F800 6-bit Digital Signal Controllers 805BLDCQETD Rev. 08/2005 freescale.com BLDC Motor Control

More information

XGATE Library: Using the Freescale XGATE Software Library Steve McAslan MCD Applications, East Kilbride

XGATE Library: Using the Freescale XGATE Software Library Steve McAslan MCD Applications, East Kilbride Freescale Semiconductor Application Note AN3145 Rev. 0, 2/2006 XGATE Library: Using the Freescale XGATE Software Library by: Steve McAslan MCD Applications, East Kilbride 1 Introduction The Freescale S12X

More information

Functional Differences Between DSP56302 and DSP56309 (formerly DSP56302A)

Functional Differences Between DSP56302 and DSP56309 (formerly DSP56302A) Freescale Semiconductor Engineering Bulletin EB346 Rev. 3, 10/2005 Functional Differences Between DSP56302 and DSP56309 (formerly DSP56302A) To meet the increasing demands for higher performance and lower

More information

XGATE Library: ATD Average Calculating a rolling average from ATD results

XGATE Library: ATD Average Calculating a rolling average from ATD results Freescale Semiconductor Application Note AN3226 Rev. 0, 2/2006 XGATE Library: ATD Average Calculating a rolling average from ATD results by: Steve McAslan MCD Applications, East Kilbride 1 Introduction

More information

Using DMA to Emulate ADC Flexible Scan Mode on Kinetis K Series

Using DMA to Emulate ADC Flexible Scan Mode on Kinetis K Series Freescale Semiconductor Document Number: AN4590 Application Note Rev 0, 9/2012 Using DMA to Emulate ADC Flexible Scan Mode on Kinetis K Series by: Lukas Vaculik Rožnov pod Radhoštem Czech Republic 1 Introduction

More information

Engineering Bulletin. Introduction and Background. Definition of Early TOF EB389/D 11/2001

Engineering Bulletin. Introduction and Background. Definition of Early TOF EB389/D 11/2001 Engineering Bulletin EB389/D 11/2001 TOF Considerations when Measuring a Long Input Capture Event By Donnie Garcia and Gianni Filippi Microcontroller Applications Engineering Austin, Texas Introduction

More information

Differences Between the DSP56301, DSP56311, and DSP56321

Differences Between the DSP56301, DSP56311, and DSP56321 Freescale Semiconductor Engineering Bulletin Document Number: EB724 Rev. 0, 11/2009 Differences Between the DSP56301, DSP56311, and DSP56321 This engineering bulletin discusses the differences between

More information

Performance Factors nc. 2 Performance Factors The following sections discuss performance factors. 2.1 MPX vs. 60x Bus Mode One of the main factors tha

Performance Factors nc. 2 Performance Factors The following sections discuss performance factors. 2.1 MPX vs. 60x Bus Mode One of the main factors tha nc. White Paper MPC74XXBUSWP Rev. 1.1, 11/2003 Memory Bus Throughput of the MPC74xx Richie David, CPD Applications risc10@email.mot.com This document compares the memory bus data transfer rate of the MPC7450

More information

MC33794 Touch Panel System Using E-Field Sensor Setup Instructions

MC33794 Touch Panel System Using E-Field Sensor Setup Instructions Freescale Semiconductor MC33794SIUG User s Guide Rev. 1.0, 09/2005 MC33794 Touch Panel System Using E-Field Sensor Setup Instructions Reference Design Documentation for RDMC33794 This document contains

More information

Symphony SoundBite: Quick Start with Symphony Studio. Installation and Configuration

Symphony SoundBite: Quick Start with Symphony Studio. Installation and Configuration Symphony SoundBite: Quick Start with Symphony Studio Installation and Configuration Document Number: DSPB56371UGQS Rev. 2 September 2008 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com

More information

MPC5200(b) ATA MDMA, UDMA Functionality BestComm Setup Recommendations

MPC5200(b) ATA MDMA, UDMA Functionality BestComm Setup Recommendations Freescale Semiconductor Engineering Bulletin Document Number: EB711 Rev. 0, 05/2009 MPC5200(b) ATA MDMA, UDMA Functionality BestComm Setup Recommendations by: Peter Kardos Application Engineer, Roznov

More information

1.3 General Parameters

1.3 General Parameters Advance Information MPC8245RZUPNS/D Rev. 0, 3/2002 MPC8245 Part Number Specification for the XPC8245RZUnnnx Series Motorola Part Numbers Affected: XPC8245RZU400B This document describes part-number-specific

More information

DEMO9S08AC60E. User s Guide. Freescale Semiconductor User s Guide. DEMO9S08AC60EUG Rev. 0.1, 11/2007

DEMO9S08AC60E. User s Guide. Freescale Semiconductor User s Guide. DEMO9S08AC60EUG Rev. 0.1, 11/2007 Freescale Semiconductor User s Guide DEMO9S08AC60EUG Rev. 0.1, 11/2007 DEMO9S08AC60E User s Guide Freescale Semiconductor, Inc., 2007. All rights reserved. How to Reach Us: USA/Europe/Locations not listed:

More information

Managing Failure Detections and Using Required Components to Meet ISO7637 pulse 1 on MC33903/4/5 Common Mode Choke Implementation

Managing Failure Detections and Using Required Components to Meet ISO7637 pulse 1 on MC33903/4/5 Common Mode Choke Implementation Freescale Semiconductor Application Note AN3865 Rev. 1.0, 2/2010 Managing Failure Detections and Using Required Components to Meet ISO7637 pulse 1 on MC33903/4/5 Common Mode Choke Implementation 1 Overview

More information

SCI Driver for the MC9S08GW64

SCI Driver for the MC9S08GW64 Freescale Semiconductor Application Note Document Number: AN4161 Rev. 0,8/2010 SCI Driver for the MC9S08GW64 by: Tanya Malik Reference Design and Applications Group Noida India 1 Introduction This document

More information

Updating the Firmware on USB SPI Boards (KITUSBSPIEVME, KITUSBSPIDGLEVME)

Updating the Firmware on USB SPI Boards (KITUSBSPIEVME, KITUSBSPIDGLEVME) Freescale Semiconductor User s Guide Document Number: KTUSBSPIPRGUG Rev. 1.0, 7/2010 Updating the Firmware on USB SPI Boards (KITUSBSPIEVME, KITUSBSPIDGLEVME) Figure 1. KITUSBSPIEVME and KITUSBSPIDGLEVME

More information

Freescale Semiconductor Application Note. AN2884 Rev. 1, 12/2004. Introduction. System Outline, VCT LTP 2.0

Freescale Semiconductor Application Note. AN2884 Rev. 1, 12/2004. Introduction. System Outline, VCT LTP 2.0 Freescale Semiconductor Application ote A2884 Rev., 2/2004 LI 2.0 Door Lock Slave Based on the MC68HC908GR6 MCU and the LI 2.0 Communication Protocol by: Jiri Kuhn 8/6-bit Systems Engineering Roznov pod

More information

56F805. Digital Power Factor Correction using Processor Expert TM Targeting Document. 56F bit Digital Signal Controllers. freescale.

56F805. Digital Power Factor Correction using Processor Expert TM Targeting Document. 56F bit Digital Signal Controllers. freescale. 56F805 Digital Power Factor Correction using Processor Expert TM Targeting Document 56F800 6-bit Digital Signal Controllers 805DPFCTD Rev. 0 08/2005 freescale.com Digital Power Factor Correction This

More information

LFAE Bootloader Example and Interface for use with AN2546 Daniel McKenna MCD Applications, East Kilbride Scotland

LFAE Bootloader Example and Interface for use with AN2546 Daniel McKenna MCD Applications, East Kilbride Scotland Freescale Semiconductor Application Note Document Number: AN3391 Rev. 0, 01/2007 LFAE Bootloader Example and Interface for use with AN2546 by: Daniel McKenna MCD Applications, East Kilbride Scotland 1

More information

Freescale Semiconductor, I

Freescale Semiconductor, I nc. Order this document by /D Motorola Semiconductor How to Program Chip Selects on Modular Microcontrollers with a System Integration Module or a Single-Chip Integration Module By Sharon Darley Austin,

More information

SGTL5000 I 2 S DSP Mode

SGTL5000 I 2 S DSP Mode Freescale Semiconductor Application Note Document Number: AN3664 Rev. 2, 11/2008 SGTL5000 I 2 S DSP Mode by Name of Group Freescale Semiconductor, Inc. Austin, TX 1 Description SGTL5000 supports multiple

More information

Using the Asynchronous DMA features of the Kinetis L Series

Using the Asynchronous DMA features of the Kinetis L Series Freescale Semiconductor Document Number:AN4631 Application Note Rev. 0, 12/2012 Using the Asynchronous DMA features of the Kinetis L Series by: Chris Brown 1 Introduction The power consumption of devices

More information

DSP56F827 Digital Signal Controller

DSP56F827 Digital Signal Controller Freescale Semiconductor DSP56F827E Rev. 8.0, 12/2005 56F827 Chip Errata DSP56F827 Digital Signal Controller This document reports errata information on chip revision B. Errata numbers are in the form n.m,

More information

Mask Set Errata for Mask 2M40J

Mask Set Errata for Mask 2M40J Mask Set Errata MSE9S08QE8_2M40J Rev. 3, 8/2010 Mask Set Errata for Mask 2M40J Introduction This report applies to mask 2M40J for these products: MC9S08QE8 MCU device mask set identification The mask set

More information

Freescale Semiconductor, I

Freescale Semiconductor, I nc. Engineering Bulletin Rev. 1, 3/2002 TOF Considerations when Measuring a Long Input Capture Event By Donnie Garcia and Gianni Filippi Microcontroller Applications Engineering Austin, Texas Introduction

More information

Design Recommendations to Implement Compatibility Between the MC13783VK and the MC13783VK5

Design Recommendations to Implement Compatibility Between the MC13783VK and the MC13783VK5 Freescale Semiconductor Application Note Document Number: AN3417 Rev. 0.1, 01/2010 Design Recommendations to Implement Compatibility Between the MC13783VK and the MC13783VK5 by: Power Management and Audio

More information

Controller Continuum. for Microcontrollers V6.3. Quick Start

Controller Continuum. for Microcontrollers V6.3. Quick Start Controller Continuum for Microcontrollers V6.3 Quick Start CodeWarrior Development Studio for Microcontrollers V6.x Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space PC with 1 GHz Intel

More information

MC33897 Single-Wire CAN Transceiver Reliability and Quality Documents

MC33897 Single-Wire CAN Transceiver Reliability and Quality Documents Freescale Semiconductor Reliability & Qualifications RQA33897 Rev. 2.0, 8/2006 MC33897 Single-Wire CAN Transceiver Reliability and Quality Documents The device(s) in this document successfully completed

More information

Integrating FreeMASTER-Time Debugging Tool with CodeWarrior for Microcontrollers v10.x Project

Integrating FreeMASTER-Time Debugging Tool with CodeWarrior for Microcontrollers v10.x Project Freescale Semiconductor Application Document Number: AN4771 Integrating FreeMASTER-Time Debugging Tool with CodeWarrior for Microcontrollers v10.x Project 1. Introduction This application note describes

More information

Affected Chips Description Impact and Workaround

Affected Chips Description Impact and Workaround Freescale Semiconductor MC56F8013E Rev. 3, 08/2007 56F8013 Preliminary Chip 56F8013 Digital Signal Controller numbers are in the form n.m, where n is the number of the errata item and m identifies the

More information

MPR121 Proximity Detection

MPR121 Proximity Detection Freescale Semiconductor Application Note Rev 0, 03/2010 MPR121 Proximity Detection INTRODUCTION MPR121 is a feature rich, second generation touch sensor controller after Freescale s initial release of

More information

Mask Set Errata for Mask 5L35K

Mask Set Errata for Mask 5L35K Freescale Semiconductor MSE908GR16_5L35K Mask Set Errata Rev. 2, 12/2010 Mask Set Errata for Mask 5L35K Introduction This report applies to mask 5L35K for these products: MC68HC908GR16 The mask set is

More information

Freescale Semiconductor, I

Freescale Semiconductor, I MOTOROLA SEMICONDUCTOR TECHNICAL DATA nc. Order number: Rev 3, 08/2004 3.3 V Zero Delay Buffer The is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom

More information

Utilizing Extra FC Credits for PCI Express Inbound Posted Memory Write Transactions in PowerQUICC III Devices

Utilizing Extra FC Credits for PCI Express Inbound Posted Memory Write Transactions in PowerQUICC III Devices Freescale Semiconductor Application Note Document Number: AN3781 Rev. 0, 06/2009 Utilizing Extra FC Credits for PCI Express Inbound Posted Memory Write Transactions in PowerQUICC III Devices This application

More information

MCF5445x Configuration and Boot Options Michael Norman Microcontroller Division

MCF5445x Configuration and Boot Options Michael Norman Microcontroller Division Freescale Semiconductor Application Note Document Number: AN3515 Rev. 1, 04/2008 MCF5445x Configuration and Boot Options by: Michael Norman Microcontroller Division 1 Configuration Modes The Freescale

More information

LIN 2.0 Mirror Unit Slave Based on the MC68HC908EY16 MCU and the LIN 2.0 Communication Protocol

LIN 2.0 Mirror Unit Slave Based on the MC68HC908EY16 MCU and the LIN 2.0 Communication Protocol Freescale Semiconductor Application Note AN2885 Rev. 0, 11/2004 LIN 2.0 Mirror Unit Slave Based on the MC68HC908EY16 MCU and the LIN 2.0 Communication Protocol by: Petr Cholasta 8/16-bit Systems Engineering

More information

Optically-Isolated Multilink BDM Interface for the S08/S12 Microcontrollers by Michael A. Steffen

Optically-Isolated Multilink BDM Interface for the S08/S12 Microcontrollers by Michael A. Steffen Freescale Semiconductor Application Note AN3589 Rev. 0, 02/2008 Optically-Isolated Multilink BDM Interface for the S08/S12 Microcontrollers by Michael A. Steffen 1 Introduction This application note explains

More information

SynkroRF Network. User s Guide

SynkroRF Network. User s Guide SynkroRF Network User s Guide Document Number: SYNKROUG Rev. 1.2 06/2011 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor

More information

CodeWarrior Development Studio

CodeWarrior Development Studio CodeWarrior Development Studio for StarCore and SDMA Architectures Quick Start for Windows Operating Systems and Embedded Cross Trigger This Quick Start explains how to set up a sample project to use the

More information

Configuring the MCF5445x Family for PCI Host Operation

Configuring the MCF5445x Family for PCI Host Operation Freescale Semiconductor Application Note Document Number: AN3517 Rev. 0, 09/2007 Configuring the MCF5445x Family for PCI Host Operation Microcontroller Division Applications Team 1 Introduction The ColdFire

More information

etpu Automotive Function Set (Set 2)

etpu Automotive Function Set (Set 2) Freescale Semiconductor Application Note Document Number: AN3768 Rev. 0, 05/2009 etpu Automotive Function Set (Set 2) by: Geoff Emerson East Kilbride U.K. 1 Introduction This application note complements

More information

EB366. In-Circuit Programming of FLASH Memory Using the Monitor Mode for the MC68HC908GP32. Introduction

EB366. In-Circuit Programming of FLASH Memory Using the Monitor Mode for the MC68HC908GP32. Introduction Order this document by /D REV 1 Semiconductor Products Sector Engineering Bulletin In-Circuit Programming of FLASH Memory Using the Monitor Mode for the MC68HC908GP32 By Timothy J. Airaudi Applications

More information

PDB Driver for the MC9S08GW64

PDB Driver for the MC9S08GW64 Freescale Semiconductor Application Note Document Number: AN4163 Rev. 0, 8/2010 PDB Driver for the MC9S08GW64 by: Tanya Malik Reference Design and Applications Group Noida India 1 Introduction This document

More information

MC9S08DZ60 Migrating from the 3M05C to M74K Mask Set D. Scott Brown Applications Engineering Microcontrollers Solutions Group Austin, TX, USA

MC9S08DZ60 Migrating from the 3M05C to M74K Mask Set D. Scott Brown Applications Engineering Microcontrollers Solutions Group Austin, TX, USA Freescale Semiconductor Application Note Document Number: AN3776 Rev. 0, 09/2008 MC9S08DZ60 Migrating from the 3M05C to M74K Mask Set by: D. Scott Brown Applications Engineering Microcontrollers Solutions

More information

MPC8349EA MDS Processor Board

MPC8349EA MDS Processor Board HW Getting Started Guide MPC8349EA MDS Processor Board Nov 2006: Rev. A Contents Contents.................................................................................. 1 About This Document.......................................................................

More information

1 Introduction. 2 Problem statement. Freescale Semiconductor Engineering Bulletin. Document Number: EB727 Rev. 0, 01/2010

1 Introduction. 2 Problem statement. Freescale Semiconductor Engineering Bulletin. Document Number: EB727 Rev. 0, 01/2010 Freescale Semiconductor Engineering Bulletin Document Number: EB727 Rev. 0, 01/2010 Enabling and Disabling ECC on MC9S08DE60/MC9S08DE32 Microcontrollers by: Philip Drake, 8-Bit Systems and Applications

More information

Introduction to the S12G Family EEPROM Including a Comparison between the S08DZ, S12XE, and S12P Families

Introduction to the S12G Family EEPROM Including a Comparison between the S08DZ, S12XE, and S12P Families Freescale Semiconductor Application Note Document Number: AN4302 Rev. 0, 04/2011 Introduction to the S12G Family EEPROM Including a Comparison between the S08DZ, S12XE, and S12P Families by: Victor Hugo

More information

Using the Knock Window etpu Function

Using the Knock Window etpu Function Freescale Semiconductor Application Note Document Number: AN3772 Rev. 0, 05/2009 Using the Knock Window etpu Function by: David Paterson 1 Introduction This application note provides simple C interface

More information

MSC8144AMC-S Getting Started Guide

MSC8144AMC-S Getting Started Guide Freescale Semiconductor Hardware Getting Started Guide Document Number: MSC8144AMCSHWGSG Rev. 2, 07/2008 MSC8144AMC-S Getting Started Guide This document describes how to connect the MSC8144AMC-S card

More information

56F Phase AC Induction Motor V/Hz Control using Processor ExpertTM Targeting Document 56F bit Digital Signal Controllers

56F Phase AC Induction Motor V/Hz Control using Processor ExpertTM Targeting Document 56F bit Digital Signal Controllers 56F8300 3-Phase AC Induction Motor V/Hz Control using Processor Expert TM Targeting Document 56F8300 16-bit Digital Signal Controllers 8300ACIMTD Rev. 1 08/2005 freescale.com Document Revision History

More information

Installing Service Pack Updater Archive for CodeWarrior Tools (Windows and Linux) Quick Start

Installing Service Pack Updater Archive for CodeWarrior Tools (Windows and Linux) Quick Start Installing Service Pack Updater Archive for CodeWarrior Tools (Windows and Linux) Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space Windows OS: PC with 1 GHz Intel Pentium compatible

More information

Freescale Semiconductor, I

Freescale Semiconductor, I nc. Using the Bluetooth Audio Signal Processor (BTASP) for High-Quality Audio Performance Application Note AN2210/D Rev. 0, 12/2001 nc. Motorola reserves the right to make changes without further notice

More information

Freescale Variable Key Security Protocol Receiver User s Guide Ioseph Martínez and Christian Michel Applications Engineering - RTAC Americas

Freescale Variable Key Security Protocol Receiver User s Guide Ioseph Martínez and Christian Michel Applications Engineering - RTAC Americas Freescale Semiconductor User s Guide Document Number: VKSPRXUG Rev. 0, 06/2008 Freescale Variable Key Security Protocol Receiver User s Guide by: Ioseph Martínez and Christian Michel Applications Engineering

More information

MC9S08DZ60 Flash Usage Considerations Andy McKechan Applications Engineer East Kilbride

MC9S08DZ60 Flash Usage Considerations Andy McKechan Applications Engineer East Kilbride Freescale Semiconductor Engineering Bulletin Document Number: EB695 Rev. 0, 07/2008 MC9S08DZ60 Flash Usage Considerations by: Andy McKechan Applications Engineer East Kilbride 1 Introduction Freescale

More information

Getting Started with the Microcontroller Student Learning Kit (MCUSLK) Using the MC9S12C32 MCU Application Module (CSM-12C32)

Getting Started with the Microcontroller Student Learning Kit (MCUSLK) Using the MC9S12C32 MCU Application Module (CSM-12C32) Freescale Semiconductor User Guide MCUSLK_CSM12C32 Rev. 0, 6/2005 Getting Started with the Microcontroller Student Learning Kit (MCUSLK) Using the MC9S12C32 MCU Application Module (CSM-12C32) By Eduardo

More information

Interrupts in Decoupled Parallel Mode for MPC5675K Configuration and Usage

Interrupts in Decoupled Parallel Mode for MPC5675K Configuration and Usage Freescale Semiconductor Document Number: AN4495 Application Note Rev. 0, 3/2012 Interrupts in Decoupled Parallel Mode for MPC5675K Configuration and Usage by: Tomas Kulig Automotive and Industrial Solutions

More information

NOVPEK NetLeap User Guide

NOVPEK NetLeap User Guide NOVPEK NetLeap User Guide Document Number: 001-124-04 Rev. 1.0 1/2017 Property of NovTech, Inc. 2016. All Rights Reserved Contact Information: Home Page: Company: www.novtech.com Modules: www.novsom.com/#/products1/

More information

16-bit MCU: S12XHY256 Automotive Cluster Demo by: Jose M. Cisneros Steven McLaughlin Applications Engineer Microcontroller Solutions Group, Scotland

16-bit MCU: S12XHY256 Automotive Cluster Demo by: Jose M. Cisneros Steven McLaughlin Applications Engineer Microcontroller Solutions Group, Scotland Freescale Semiconductor Users Guide Document Number: S12XHY256ACDUG Rev. 0, 10/2010 16-bit MCU: S12XHY256 Automotive Cluster Demo by: Jose M. Cisneros Steven McLaughlin Applications Engineer Microcontroller

More information