SMALL-OUTLINE DDR SDRAM MODULE

Transcription

1 52MB (x64) 2-PIN DDR SODIMM SMALL-OUTLINE DDR SDRAM MODULE MT6VDDS6464H - 52MB For the latest data sheet, please refer to the Micron Web site: FEATURES 2-pin, small-outline, dual in-line memory module (SODIMM) Fast data transfer rates PC6 or PC2 Utilizes 2 MT/s and 266 MT/s DDR (Twin-Die) SDRAM components 52MB (64 Meg x 64) VDD = VD = +2.5V ±.2V VDDSPD = +2.3V to +3.6V 2.5V I/O (SSTL_2 compatible) Commands entered on each positive CK edge S edge-aligned with data for READs; centeraligned with data for WRITEs Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle Bidirectional data strobe (S) transmitted/ received with data i.e., source-synchronous data capture Differential clock inputs CK and CK# (can be multiple clock, i.e., pairs CK/CK#, CK/CK#, etc.) Four internal device banks for concurrent operation Programmable burst lengths: 2, 4, or 8 Auto precharge option Auto Refresh and Self Refresh Modes 7.825µs maximum average periodic refresh interval Serial Presence Detect (SPD) with EEPROM Programmable READ CAS latency Gold-plated edge contacts 2-Pin SODIMM (Twin-Die) MO-224 OPTIONS MARKING Package 2-pin SODIMM (gold) G Frequency/CAS Latency 33 MHz (266 MT/s) CL = 2-26A 33 MHz (266 MT/s) CL = MHz (2 MT/s) CL = 2-22 ADDRESS TABLE 52MB Refresh Count 8K Row Addressing 8K (A A2) Device Bank Addressing 4 (BA, BA) Device Configuration 32 Meg x 8 Column Addressing K (A A9) Module Bank Addressing 2 (S#, S#) PART NUMBERS AND TIMING PARAMETERS PART NUMBER PART MODULE CONFIGURATION TRANSFER MEMORY CLOCK/ LATENCY MARKING DENSITY RATE DATA BIT RATE (CL - t RCD - t RP) MT6VDDS6464HG-26A -26A 52MB 64 Meg x GB/s 7.5ns/266 MT/s MT6VDDS6464HG MB 64 Meg x GB/s 7.5ns/266 MT/s MT6VDDS6464HG MB 64 Meg x 64.6 GB/s ns/2 MT/s NOTE: All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT6VDDS6464HG-265A 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

2 52MB (x64) 2-PIN DDR SODIMM PIN ASSIGNMENT (2-Pin SODIMM Front) PIN SYMBOL PIN SYMBOL PIN SYMBOL PIN SYMBOL VREF 5 VSS A VSS VSS A7 55 VDD 7 57 VDD 7 A5 57 VDD 9 VDD A3 59 VSS S 6 S3 A 6 VSS VSS 3 VDD VSS A BA 67 VDD VDD 9 WE# 69 S6 2 VDD 7 DNU 2 S# DNU 23 NC 73 VSS 25 S 75 VSS 25 VSS VSS 77 DNU DNU VDD 3 8 VDD 3 VDD VDD 83 DNU 33 S4 83 S7 35 CK 85 NC VSS 37 CK# 87 VSS 37 VSS VSS 89 DNU DNU VDD VDD 43 VDD 93 SDA 45 VDD 95 CKE SCL 47 S2 97 NC 47 S5 97 VDDSPD A2 49 VSS 99 NC PIN ASSIGNMENT (2-Pin SODIMM Back) PIN SYMBOL PIN SYMBOL PIN SYMBOL PIN SYMBOL 2 VREF 52 VSS 2 A VSS VSS A6 56 VDD VDD 8 A4 58 CK# VDD 6 29 A2 6 CK 2 DM 62 DM3 2 A 62 VSS VSS 4 VDD VSS BA RAS# 68 VDD VDD 2 CAS# 7 DM6 22 VDD 72 DNU 22 S# DNU 24 NC 74 VSS 26 DM 76 VSS 26 VSS VSS 78 DNU DNU VDD VDD 32 VDD VDD 84 DNU 34 DM4 84 DM7 36 VDD 86 DNU VSS 38 VSS 88 VSS 38 VSS VSS 9 VSS VDD VDD VDD 44 VDD 94 SA 46 VDD 96 CKE SA 48 DM2 98 NC 48 DM5 98 SA A 5 VSS 2 NC Front View (Twin-Die) U9 U U2 U3 U4 PIN (all odd pins) PIN 99 Back View U5 U6 U7 U8 (all even pins) PIN 2 PIN Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

3 52MB (x64) 2-PIN DDR SODIMM PIN DESCRIPTIONS PIN NUMBERS SYMBOL TYPE DESCRIPTION 8, 9, 2 WE#, CAS#, Input Command Inputs: RAS#, CAS#, and WE# (along with RAS# S#) define the command being entered. 35, 37, 58, 6 CK, CK# Input Clock: CK, CK# are differential clock inputs. All CK, CK# address and control input signals are sampled on the crossing of the positive edge of CK,and negative edge of CK#. Output data (s and S) is referenced to the crossings of CK and CK#. 95, 96 CKE, CKE Input Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied. 2, 22 S#, S# Input Chip Selects: S# or S# enable (registered LOW) and disable (registered HIGH) the command decoder. All commands are masked when S# or S# is registered HIGH. S# or S# is considered part of the command code. 6, 7 BA, BA Input Bank Address: BA and BA define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. 99,,, Input Address Inputs: Provide the row address for ACTIVE 2, 5, 6, 7, A-A2 commands, and the column address and auto precharge 8, 9,,, 2, bit (A) for READ/WRITE commands, to select one 5 location out of the memory array in the respective device bank. A sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A LOW, device bank selected by BA, BA) or all device banks (A HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA and BA define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command., 2 VREF Input SSTL_2 reference voltage. 95 SCL Input Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module. NOTE: Pin numbers may not correlate with symbols. Refer to Pin Assignment Tables for pin number and symbol information Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

4 52MB (x64) 2-PIN DDR SODIMM PIN DESCRIPTIONS (continued) PIN NUMBERS SYMBOL TYPE DESCRIPTION 94, 96, 98 SA-SA2 Input Presence-Detect Address Inputs: These pins are used to configure the presence-detect device. 93 SDA Input/ Serial Presence-Detect Data: SDA is a bidirectional pin Output used to transfer addresses and data into and out of the presence-detect portion of the module. 2, 26, 48, 62, 34, 48, DM-DM7 Input Data Write Mask. DM LOW allows WRITE operation. 7, 84 DM HIGH blocks WRITE operation. DM lines do not affect READ operation., 25, 47, 6, 33, 47, S-S7 Input/ Data Strobe: Output with READ data, input with WRITE 69, 83 Output data. S is edge-aligned with READ data, centered in WRITE data. Used to capture data. 5, 6, 7, 8, 3, 4, 7, 8, -63 Input/ Data I/Os: Data bus. 9, 2, 23, 24, 29, 3, 32, Output 4, 42, 43, 44, 49, 5, 53, 54, 55, 56, 59, 6, 65, 66, 67, 68, 27, 28, 29, 3, 35, 36, 39, 4, 4, 42, 45, 46, 5, 52, 53, 54, 63, 64, 65, 66, 7, 72, 75, 76, 77, 78, 8, 82, 87, 88, 89, 9 9,, 2, 22, 33, 34, 36, VDD Supply Power Supply: +2.5V +.2V. 45, 46, 57, 58, 69, 7, 8, 82, 92, 93, 94, 3, 4, 3, 32, 43, 44, 55, 56, 57, 67, 68, 79, 8, 9, 92 3, 4, 5, 6, 27, 28, 38, VSS Supply Ground. 39, 4, 5, 52, 63, 64, 75, 76, 87, 88, 9, 3, 4, 25, 26, 37, 38, 49, 5, 59, 6, 62, 73, 74, 85, VDDSPD Supply Serial EEPROM positive power supply: +2.3V to +3.6V. 85, 97, 98, 23, NC No Connect: These pins should be left unconnected. 24, 99, 2 7, 72, 73, 74, 77, 78, 79, DNU Do Not Use: These pins are not connected on this 8, 83, 84, 86, 89, 9 module, but are assigned pins on other modules in this product family. NOTE: Pin numbers may not correlate with symbols. Refer to Pin Assignment Tables for pin number and symbol information Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

5 FUNCTIONAL BLOCK DIAGRAM 52MB Module 52MB (x64) 2-PIN DDR SODIMM S# S# S DM S2 DM S4 DM4 S6 DM DM CS# S U DM CS# S DM CS# S U2 U2 DM CS# S U3 DM CS# S U DM CS# S U3 S7 DM7 S5 DM S3 DM DM CS# S U6 S DM DM CS# S DM CS# S DM CS# S 56 U4 U U8 DM CS# S DM CS# S U5 U5 DM CS# S U7 DM CS# S U6 DM CS# S U7 DM CS# S U8 BA, BA A-A2 RAS# CAS# CKE CKE WE# BA, BA: DDR SDRAMs U-U8 A-A2: DDR SDRAMs U-U8 RAS#: DDR SDRAMs U-U8 CAS#: DDR SDRAMs U-U8 CKE: DDR SDRAMs U -U8 CKE: DDR SDRAMs U -U8 WE#: DDR SDRAMs U-U8 CK CK# CK CK# CK2 CK2# 2 2 DDR SDRAM X 8 DDR SDRAM X 8 2Ω SCL WP SERIAL PD U2 A A A2 SA SA SA2 SDA VD VDD VREF VSS DDR SDRAMs DDR SDRAMs DDR SDRAMs DDR SDRAMs U - U8: MT46V32M8S2TG DDR SDRAM twin-die NOTE:. All resistor values are 22 ohms unless otherwise specified. 2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

6 GENERAL DESCRIPTION The MT6VDDS6464H is a high-speed CMOS, dynamic random-access, 52MB memory module organized in a x64 configuration. This module uses internally configured quad-bank DDR SDRAM devices. This DDR SDRAM module uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. A bidirectional data strobe (S) is transmitted externally, along with data, for use in data capture at the receiver. S is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. S is edge-aligned with data for READs and center-aligned with data for WRITEs. This DDR SDRAM module operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of S, and output data is referenced to both edges of S, as well as to both edges of CK. Read and write accesses to the DDR SDRAM module is burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA, BA select devices bank; A-A2 select device row. The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access. This DDR SDRAM module provides for programmable READ or WRITE burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard SDR SDRAM modules, the pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time. An auto refresh mode is provided, along with a powersaving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 256Mb DDR SDRAM data sheet. 6 52MB (x64) 2-PIN DDR SODIMM SERIAL PRESENCE-DETECT OPERATION This DDR SDRAM module incorporates serial presence-detect (SPD). The SPD function is implemented using a 2,48-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 28 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 28 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM s SCL (clock) and SDA (data) signals, together with SA(2:), which provide eight unique DIMM/EEPROM addresses. REGISTER DEFINITION MODE REGISTER The mode register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in the Mode Register Diagram. The mode register is programmed via the MODE REGISTER SET command (with BA = and BA = ) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing). Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation. Mode register bits A-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4- A6 specify the CAS latency, and A7-A2 specify the operating mode. Burst Length Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Mode Register Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A-A2 when the burst length is set to two, by A2-A2 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

7 52MB (x64) 2-PIN DDR SODIMM when the burst length is set to four and by A3-A2 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts. Burst Type Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definition Table. BA BA A2 A A Mode Register Definition Diagram A9 A8 A7 A6 A5 A4 A3 A2 A A * * Operating Mode CAS Latency BT Burst Length * M4 and M3 (BA and BA) must be, to select the base mode register (vs. the extended mode register). M3 M2 M M Address Bus Mode Register (Mx) Burst Length M3 = M3 = Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Burst Type Sequential Interleaved Burst Definition Table Burst Starting Column Order of Accesses Within a Burst Length Address Type = Sequential Type = Interleaved A A A A2 A A M6 M5 M4 M2 M M M9 M8 M M6-M Valid Valid - CAS Latency Reserved Reserved 2 Reserved Reserved Reserved 2.5 Reserved Operating Mode Normal Operation Normal Operation/Reset DLL All other states reserved NOTE:. For a burst length of two, A-A2 select the twodata-element block; A selects the first access within the block. 2. For a burst length of four, A2-A2 select the fourdata-element block; A-A select the first access within the block. 3. For a burst length of eight, A3-A2 select the eight-data-element block; A-A2 select the first access within the block. 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

8 52MB (x64) 2-PIN DDR SODIMM Read Latency The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in CAS Latency Diagram. If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m. The CAS Latency Table indicates the operating frequencies at which each CAS latency setting can be used. Reserved states should not be used as unknown operation or incompatibility with future versions may result. CK# CK COMMAND S CK# CK COMMAND CAS Latency Diagram T T T2 T2n T3 T3n READ NOP NOP NOP CL = 2 T T T2 T2n T3 T3n READ NOP NOP NOP CAS Latency (CL) Table ALLOWABLE OPERATING CLOCK FREQUENCY (MHz) SPEED CL = 2 CL = A 75 f f f 75 f f 75 f 25 Operating Mode The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7-A2 each set to zero, and bits A-A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9-A2 each set to zero, bit A8 set to one, and bits A-A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode. All other combinations of values for A7-A2 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result. CL = 2.5 S Burst Length = 4 in the cases shown Shown with nominal tac and nominal tds TRANSITIONING DATA DON T CARE 8 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

9 52MB (x64) 2-PIN DDR SODIMM EXTENDED MODE REGISTER The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, and QFC#. These functions are controlled via the bits shown in the Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA = and BA = ) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA/BA both LOW) to reset the DLL. The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation. Output Drive Strength The normal full drive strength for all outputs are specified to be SSTL2, Class II. For detailed information on output drive strength operation, refer to 256Mb DDR SDRAM component data sheet. DLL Enable/Disable The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 2 clock cycles must occur before a READ command can be issued. Extended Mode Register Definition Diagram BA BA A2 A A A9 A8 A7 A6 A5 A4 A3 A2 A A Operating Mode QFC# DS DLL E2 E E E9 E8 E7 E6 E5 E4 E3 E2, E, E Valid E2 2 E E Address Bus Extended Mode Register (Ex) Operating Mode Reserved Reserved DLL Enable Disable Drive Strength Normal QFC# Function Disabled Reserved NOTE:. E4 and E3 (BA and BA) must be, to select the Extended Mode Register (vs. the base Mode Register). 2. The QFC# option is not supported Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

10 52MB (x64) 2-PIN DDR SODIMM COMMANDS The Truth Tables below provides a general reference of available commands. For a more detailed description of commands and operations, refer to the 256Mb DDR SDRAM component data sheet. TRUTH TABLE COMMANDS (Note: ) NAME (FUNCTION) CS# RAS# CAS# WE# ADDR NOTES DESELECT (NOP) H X X X X 9 NO OPERATION (NOP) L H H H X 9 ACTIVE (Select bank and activate row) L L H H Bank/Row 3 READ (Select bank and column, and start READ burst) L H L H Bank/Col 4 WRITE (Select bank and column, and start WRITE burst) L H L L Bank/Col 4 BURST TERMINATE L H H L X 8 PRECHARGE (Deactivate row in bank or banks) L L H L Code 5 AUTO REFRESH or SELF REFRESH L L L H X 6, 7 (Enter self refresh mode) LOAD MODE REGISTER L L L L Op-Code 2 TRUTH TABLE DM OPERATION (Note: ) NAME (FUNCTION) DM s WRITE Enable L Valid WRITE Inhibit H X NOTE:. CKE is HIGH for all commands shown except SELF REFRESH. 2. BA-BA select either the mode register or the extended mode register (BA =, BA = select the mode register; BA =, BA = select extended mode register; other combinations of BA-BA are reserved). A-A2 provide the op-code to be written to the selected mode register. 3. BA-BA provide device bank address and A-A2 provide device row address. 4. BA-BA provide device bank address; A-A9 provide device column address; A HIGH enables the auto precharge feature (nonpersistent), and A LOW disables the auto precharge feature. 5. A LOW: BA-BA determine which device bank is precharged. A HIGH: all device banks are precharged and BA- BA are Don t Care. 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW. 7. Internal refresh counter controls device row addressing; all inputs and I/Os are Don t Care except for CKE. 8. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts. 9. DESELECT and NOP are functionally interchangeable.. Used to mask write data; provided coincident with the corresponding data. 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

11 52MB (x64) 2-PIN DDR SODIMM ABSOLUTE MAXIMUM RATINGS* Voltage on VDD Supply Relative to VSS... -V to +3.6V Voltage on VD Supply Relative to VSS... -V to +3.6V Voltage on VREF and Inputs Relative to VSS... -V to +3.6V Voltage on I/O Pins Relative to VSS V to VD +.5V Operating Temperature, T A (ambient)... C to +7 C Storage Temperature (plastic) C to +5 C Power Dissipation... 6W Short Circuit Output Current... 5mA *Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS (Notes: 5, 4; notes appear following parameter tables) ( C T A +7 C; VDD = +2.5V ±.2V, VD = +2.5V ±.2V) PARAMETER/CONDITION SYMBOL MIN MAX UNITS NOTES Supply Voltage VDD V 32, 36 I/O Supply Voltage VD V 32, 36, 39 I/O Reference Voltage VREF.49 VD.5 VD V 6, 39 I/O Termination Voltage (system) VTT VREF -.4 VREF +.4 V 7, 39 Input High (Logic ) Voltage VIH(DC) VREF +.5 VDD +.3 V 25 Input Low (Logic ) Voltage VIL(DC) -.3 VREF -.5 V 25 INPUT LEAKAGE CURRENT Command address Any input V VIN VDD, CK, CK# -6 6 II VREF pin V VIN.35V, S, M 4 4 µa 48 (All other pins not under test = V) OUTPUT LEAKAGE CURRENT IOZ - µa 48 (s are disabled; V VOUT VD) OUTPUT LEVELS: High Current (VOUT = VD-.373V, minimum VREF, minimum VTT) IOH -6.8 ma 33, 34 Low Current (VOUT =.373V, maximum VREF, maximum VTT) IOL 6.8 ma AC INPUT OPERATING CONDITIONS (Notes: 5, 2, 4; notes appear following parameter tables) ( C T A +7 C; VDD = +2.5V ±.2V, VD = +2.5V ±.2V) PARAMETER/CONDITION SYMBOL MIN MAX UNITS NOTES Input High (Logic ) Voltage VIH(AC) VREF +.3 V 2, 25, 35 Input Low (Logic ) Voltage VIL(AC) VREF -.3 V 2, 25, 35 I/O Reference Voltage VREF(AC).49 VD.5 VD V 6 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

12 52MB (x64) 2-PIN DDR SODIMM IDD SPECIFICATIONS AND CONDITIONS* (Notes: -5, 8,, 2; notes appear following parameter tables) ( C T A +7 C; VD = +2.5V ±.2V, VDD = +2.5V ±.2V) PARAMETER/CONDITION MAX SYMBOL -26A/ UNITS NOTES OPERATING CURRENT: One device bank; Active-Precharge; IDD TBD TBD ma 2, 43 t RC = t RC (MIN); t CK = t CK (MIN);, DM and S inputs changing once per clock cyle; Address and control inputs changing once every two clock cycles OPERATING CURRENT: One device bank; Active-Read-Precharge; IDD TBD TBD ma 2, 43 Burst = 2; t RC = t RC (MIN); t CK = t CK (MIN); IOUT = ma; Address and control inputs changing once per clock cycle PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks IDD2P ma 2, 28, idle; Power-down mode; t CK = t CK (MIN); CKE = (LOW) 45 IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; IDD2N ma 46 t CK = t CK MIN; CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for, S, and DM ACTIVE POWER-DOWN STANDBY CURRENT: One device bank IDD3P TBD TBD ma 2, 28, active; Power-down mode; t CK = t CK (MIN); CKE = LOW 45 ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device IDD3N ma 42 bank; Active-Precharge; t RC = t RAS (MAX); t CK = t CK (MIN);, DM ands inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle OPERATING CURRENT: Burst = 2; Reads; Continuous burst; IDD4R TBD TBD ma 2, 43 One bank active; Address and control inputs changing once per clock cycle; t CK = t CK (MIN); IOUT = ma OPERATING CURRENT: Burst = 2; Writes; Continuous burst; IDD4W TBD TBD ma 2 One device bank active; Address and control inputs changing once per clock cycle; t CK = t CK (MIN);, DM, and S inputs changing twice per clock cycle AUTO REFRESH CURRENT t RC = t RC(MIN) IDD5 TBD TBD ma 2, 45 t RC = 7.825µs IDD5A ma 24, 45 SELF REFRESH CURRENT: CKE.2V IDD6 TBD TBD ma 9 OPERATING CURRENT: Four device bank interleaving READs (BL = 4) IDD7 TBD TBD m A 2, 44 with auto precharge, t RC = t RC (MIN); t CK = t CK (MIN); Address and control inputs change only during Active READ, or WRITE commands *DDR SDRAM components only Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

13 52MB (x64) 2-PIN DDR SODIMM DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 5, 2 5, 29; notes appear following parameter tables) ( C T A +7 C; VD = +2.5V ±.2V, VDD = +2.5V ±.2V) AC CHARACTERISTICS -26A PARAMETER SYMBOL MIN MAX MIN MAX MIN MAX UNITS NOTES Access window of s from CK/CK# t AC ns CK high-level width t CH t CK 26 CK low-level width t CL t CK 26 Clock cycle time CL = 2.5 t CK (2.5) ns 4,47 CL = 2 t CK (2) ns 4, 47 and DM input hold time relative to S t DH ns 23, 27 and DM input setup time relative to S t DS ns 23, 27 and DM input pulse width (for each input) t DIPW ns 27 Access window of S from CK/CK# t SCK ns S input high pulse width t SH t CK S input low pulse width t SL t CK S- skew, S to last valid, per group, per access t SQ ns 22, 23 Write command to first S latching transition t SS t CK S falling edge to CK rising - setup time t DSS t CK S falling edge from CK rising - hold time t DSH t CK Half clock period t HP t CH, t CH, t CH, ns 3 t CL t CL t CL Data-out high-impedance window from CK/CK# t HZ ns 6, 37 Data-out low-impedance window from CK/CK# t LZ ns 6, 38 Address and control input hold time (fast slew rate) t IH F.9.9. ns 2 Address and control input setup time (fast slew rate) t IS F.9.9. ns 2 Address and control input hold time (slow slew rate) t IH S. ns 2 Address and control input setup time (slow slew rate) t IS S. ns 2 LOAD MODE REGISTER command cycle time t MRD ns -S hold, S to first to go non-valid, per access t QH t HP - t QHS t HP - t QHS t HP- t QHS ns 22, 23 Data hold skew factor t QHS ns ACTIVE to PRECHARGE command t RAS 4 2, 4 2, 4 2, ns 3 ACTIVE to READ with Auto precharge command t RAP ns ACTIVE to ACTIVE/AUTO REFRESH command period t RC ns AUTO REFRESH command period t RFC ns 45 ACTIVE to READ or WRITE delay t RCD ns PRECHARGE command period t RP ns S read preamble t RPRE t CK 37 S read postamble t RPST t CK ACTIVE bank a to ACTIVE bank b command t RRD ns S write preamble t WPRE t CK S write preamble setup time t WPRES ns 8, 9 S write postamble t WPST t CK 7 Write recovery time t WR ns Internal WRITE to READ command delay t WTR t CK Data valid output window na t QH - t SQ t QH - t SQ t QH - t SQ ns 22 REFRESH to REFRESH command interval t REFC µs 2 Average periodic refresh interval t REFI µs 2 Terminating voltage delay to VDD t VTD ns Exit SELF REFRESH to non-read command t XSNR ns Exit SELF REFRESH to READ command t XSRD t CK 3 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

14 52MB (x64) 2-PIN DDR SODIMM CAPACITANCE (All Modules) (Note: ; notes appear following parameter tables) PARAMETER SYMBOL MIN MAX UNITS Input/Output Capacitance: s, Ss CIO TBD TBD pf Input Capacitance: Command and Address, S# CI TBD TBD pf Input Capacitance: CK, CK#, CK, CK# CI2 TBD TBD pf Input Capacitance: CKE, CKE CI3 TBD TBD pf 4 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

15 52MB (x64) 2-PIN DDR SODIMM NOTES. All voltages referenced to VSS. 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified. 3. Outputs measured with equivalent load: Output (VOUT) VTT 5Ω Reference Point 3pF 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to.5v in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is V/ns in the range between VIL(AC) and VIH(AC). 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level). 6. VREF is expected to equal VD/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from VD/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest VREF by-pass capacitor. 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF. 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -26A and -22, CL = 2.5 for -265 with the outputs open. 9. Enables on-chip refresh and address counters.. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.. This parameter is sampled. VDD = +2.5V ±.2V, VD = +2.5V ±.2V, VREF = VSS, f = MHz, T A = 25 C, VOUT(DC) = VD/2, VOUT (peak to peak) =.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading. 2. Command/Address input slew rate =.5V/ns. For - 75 with slew rates V/ns and faster, t IS and t IH are reduced to 9ps. If the slew rate is less than.5v/ ns, timing must be derated: t IS has an additional 5ps per each mv/ns reduction in slew rate from the 5mV/ns. t IH has ps added, that is, it remains constant. If the slew rate exceeds 4.5V/ns, functionality is uncertain. 3. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF. 4. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE.3 x VD is recognized as LOW. 5. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT. 6. t HZ and t LZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ). 7. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly. 8. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround. 9. It is recommended that S be valid (HIGH or LOW) on or before the WRITE command. The case shown (S going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, S could be HIGH during this time, depending on t SS. 2. MIN ( t RC or t RFC) for IDD measurements is the smallest multiple of t CK that meets the minimum absolute value for the respective parameter. t RAS (MAX) for IDD measurements is the largest multiple of t CK that meets the maximum absolute value for t RAS Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

16 52MB (x64) 2-PIN DDR SODIMM NOTES (continued) 2. The refresh period 64ms. This equates to an average refresh rate of 7.825µs. However, an AUTO REFRESH command must be asserted at least once every 7.3µs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed. 22. The valid data window is derived by achieving other specifications - t HP ( t CK/2), t SQ, and t QH ( t QH = t HP - t QHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 5/5 and 45/ Referenced to each output group: x8 = S with This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period ( t RFC [MIN]) else CKE is LOW (i.e., during standby). 25. To maintain a valid level, the transitioning edge of the input must: a) Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC). b) Reach at least the target AC level. c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC). 26. JEDEC specifies CK and CK# input slew rate must be V/ns (2V/ns differentially). 27. and DM input slew rates must not deviate from S by more than %. If the /DM/S slew rate is less than.5v/ns, timing must be derated: 5ps must be added to t DS and t DH for each mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain. 3.8 DERATING DATA VALID WINDOW ( t QH - t SQ) ns t CK = ns t CK = ns t CK = 7.5ns t CK = 8ns /5 49.5/5.5 49/5 48.5/ / / / / / / /55 Clock Duty Cycle 6 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

17 52MB (x64) 2-PIN DDR SODIMM NOTES (continued) 28. VDD must not vary more than 4% if CKE is not active while any bank is active. 29. The clock is allowed up to ±5ps of jitter. Each timing parameter is allowed to vary by the same amount. 3. t HP min is the lesser of t CL minimum and t CH minimum actually applied to the device CK and CK/ inputs, collectively during bank active. 3. READs and WRITEs with auto precharge are not allowed to be issued until t RAS(MIN) can be satisfied prior to the internal precharge command being issued. 32. Any positive glitch must be less than /3 of the clock and not more than +4mV or 2.9 volts, whichever is less. Any negative glitch must be less than /3 of the clock cycle and not exceed either -3mV or 2.2 volts, whichever is more positive. 33. Normal Output Drive Curves: a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure A. b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A. c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure B. d)the variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B. e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between.7 and.4, for device drain-to-source voltages from.v to. Volt, and at the same voltage and temperature. f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±%, for device drain-to-source voltages from.v to. Volt. 34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values. 35. VIH overshoot: VIH(MAX) = VD+.5V for a pulse width 3ns and the pulse width can not be greater than /3 of the cycle rate. VIL undershoot: VIL(MIN) = -.5V for a pulse width 3ns and the pulse width can not be greater than /3 of the cycle rate. 36. VDD and VD must track each other. 37. This maximum value is derived from the referenced test load. In practice, the values obtained in a typical terminated design may reflect up to 3ps less for t HZ (MAX) and the last DVW. t HZ (MAX) will prevail over t SCK (MAX) + t RPST (MAX) condition. t LZ (MIN) will prevail over t SCK (MIN) + t RPRE (MAX) condition. 6 Figure A Pull-Down Characteristics Figure B Pull-Up Characteristics 4-2 IOUT (ma) IOUT (ma) VOUT (V) VD - VOUT (V) 7 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

18 52MB (x64) 2-PIN DDR SODIMM NOTES (continued) 38. For slew rates greater than V/ns the (LZ) transition will start about 3ps earlier. 39. During initialization, VD, VTT, and VREF must be equal to or less than VDD +.3V. Alternatively, VTT may be.35v maximum during power up, even if VDD/VD are volts, provided a minimum of 42 ohms of series resistance is used between the VTT supply and the input pin. 4. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option. 4. t RAP t RCD. 42. For the -265 and -26A, IDD3N is specified to be 35mA at MHz. 43. Random addressing changing 5% of data changing at every transfer. 44. Random addressing changing % of data changing at every transfer. 45. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until t REF later. 46. IDD2N specifies the, S, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is worst case. 47. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 2 clock cycles. 48. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

19 52MB (x64) 2-PIN DDR SODIMM SPD CLOCK AND DATA CONVENTIONS Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures and 2). SPD START CONDITION All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. SPD STOP CONDITION All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode. Figure Data Validity SPD ACKNOWLEDGE Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3). The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode. Figure 2 Definition of Start and Stop SCL SCL SDA DATA STABLE DATA CHANGE DATA STABLE SDA START BIT STOP BIT Figure 3 Acknowledge Response From Receiver SCL from Master 8 9 Data Output from Transmitter Data Output from Receiver Acknowledge 9 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

20 52MB (x64) 2-PIN DDR SODIMM EEPROM DEVICE SELECT CODE Note: The most significant bit (b7) is sent first. DEVICE TYPE IDENTIFIER CHIP ENABLE RW b7 b6 b5 b4 b3 b2 b b Memory Area Select Code (two arrays) E2 E E RW Protection Register Select Code E2 E E RW EEPROM OPERATING MODES MODE RW BIT WC BYTES INITIAL SEQUENCE Current Address Read X START, Device Select, RW = Random Address Read X START, Device Select, RW =, Address X restart, Device Select, RW = Sequential Read X Similar to Current or Random Address Read Byte Write VIL START, Device Select, RW = Page Write VIL 6 START, Device Select, RW = NOTE:. X = VIH or VIL. SPD EEPROM TIMING DIAGRAM t F t HIGH t R SCL t LOW t SU:STA t HD:STA t HD:DAT t SU:DAT t SU:STO SDA IN t AA t DH t BUF SDA OUT UNDEFINED SERIAL PRESENCE-DETECT EEPROM TIMING PARAMETERS SYMBOL MIN MAX UNITS t AA µs t BUF 4.7 µs t DH 3 ns t F 3 ns t HD:DAT µs t HD:STA 4 µs SYMBOL MIN MAX UNITS t HIGH 4 µs t LOW 4.7 µs t R µs t SU:DAT 25 ns t SU:STA 4.7 µs t SU:STO 4.7 µs 2 64 Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

21 SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS (Note: ) (VDDSPD = +3.3V ±.3V) 52MB (x64) 2-PIN DDR SODIMM PARAMETER/CONDITION SYMBOL MIN MAX UNITS SUPPLY VOLTAGE VDDSPD V INPUT HIGH VOLTAGE: Logic ; All inputs VIH VDD.7 VDD +.5 V INPUT LOW VOLTAGE: Logic ; All inputs VIL - VDD.3 V OUTPUT LOW VOLTAGE: IOUT = 3mA VOL.4 V INPUT LEAKAGE CURRENT: VIN = GND to VDD ILI µa OUTPUT LEAKAGE CURRENT: VOUT = GND to VDD ILO µa STANDBY CURRENT: ISB 3 µa SCL = SDA = VDD -.3V; All other inputs = GND or 3.3V +% POWER SUPPLY CURRENT: ICC 2 ma SCL clock frequency = KHz SERIAL PRESENCE-DETECT EEPROM AC OPERATING CONDITIONS (Notes: ) (VDDSPD = +3.3V ±.3V) PARAMETER/CONDITION SYMBOL MIN MAX UNITS NOTES SCL LOW to SDA data-out valid t AA µs Time the bus must be free before a new transition can start t BUF 4.7 µs Data-out hold time t DH 3 ns SDA and SCL fall time t F 3 ns Data-in hold time t HD:DAT µs Start condition hold time t HD:STA 4 µs Clock HIGH period t HIGH 4 µs Noise suppression time constant at SCL, SDA inputs t I ns Clock LOW period t LOW 4.7 µs SDA and SCL rise time t R µs SCL clock frequency t SCL KHz Data-in setup time t SU:DAT 25 ns Start condition setup time t SU:STA 4.7 µs Stop condition setup time t SU:STO 4.7 µs WRITE cycle time t WRC ms 2 NOTE:. All voltages referenced to VSS. 2. The refresh period is 64ms. This equates to an average refresh rate of 5.625µs. However, an AUTO REFRESH command must be asserted at least once every 3.2µs; burst refreshing or postings greater than 2 are not allowed Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.

22 52MB (x64) 2-PIN DDR SODIMM SERIAL PRESENCE-DETECT MATRIX (Note: ) BYTE DESCRIPTION ENTRY (VERSION) MT6VDDS6464H NUMBER OF SPD BYTES USED BY MICRON 28 8 TOTAL NUMBER OF BYTES IN SPD DEVICE FUNDAMENTAL MEMORY TYPE SDRAM DDR 7 3 NUMBER OF ROW ADDRESSES ON ASSEMBLY 3 D 4 NUMBER OF COLUMN ADDRESSES ON ASSEMBLY A 5 NUMBER OF PHYSICAL BANKS ON DIMM MODULE DATA WIDTH MODULE DATA WIDTH (continued) 8 MODULE VOLTAGE INTERFACE LEVELS (VD) SSTL 2.5V 4 9 SDRAM CYCLE TIME, ( t CK) 7 (-26A) 7 (CAS LATENCY = 2.5) 7.5 (-265) 75 (Note 2) 8 (-22) 8 SDRAM ACCESS FROM CLOCK,( t AC).75 (-26A/-265) 75 (CAS LATENCY = 2.5).8 (-22) 8 MODULE CONFIGURATION TYPE Non-ECC 2 REFRESH RATE/TYPE 7.8µs/SELF 82 3 SDRAM DEVICE WIDTH (PRIMARY SDRAM) x8 8 4 ERROR-CHECKING SDRAM DATA WIDTH Non-ECC 5 MINIMUM CLOCK DELAY, BACK-TO-BACK clock RANDOM COLUMN ACCESS 6 BURST LENGTHS SUPPORTED 2, 4, 8 E 7 NUMBER OF BANKS ON SDRAM DEVICE CAS LATENCIES SUPPORTED 2.5 C 9 CS LATENCY 2 WE LATENCY 2 2 SDRAM MODULE ATTRIBUTES Unbuffered/Diff. Clock 2 22 SDRAM DEVICE ATTRIBUTES: GENERAL Fast/concurrent AP C 23 SDRAM CYCLE TIME, ( t CK) (CAS latency = 2) (Note 2) 7.5 (-26A) 75 (CAS LATENCY = 2) (-265/-22) A 24 SDRAM ACCESS FROM CK, ( t AC) (CAS latency = 2) 7.5 (-26A/-265) 75 (CAS LATENCY = 2) 8 (-22) 8 25 SDRAM CYCLE TIME, ( t CK) N/A (CAS LATENCY =.5) 26 SDRAM ACCESS FROM CK, ( t AC) N/A (CAS LATENCY =.5) 27 MINIMUM ROW PRECHARGE TIME, ( t RP) 2 ns 5 28 MINIMUM ROW ACTIVE TO ROW ACTIVE, ( t RRD) 5 ns 3C 29 MINIMUM RAS# TO CAS# DELAY, ( t RCD) 2 ns 5 3 MINIMUM RAS# PULSE WIDTH, ( t RAS) 45 (-26A/-265) 2D (Note 3) 4 (-22) 28 3 MODULE BANK DENSITY 256MB 4 NOTE:. / : Serial Data, driven to HIGH / driven to LOW. 2. Device latencies used for SPD values. 3. The value of t RAS used for -26A/-265 modules is calculated from t RC - t RP. Actual device spec value is 4 ns Meg x 64 2-Pin DDR SDRAM SODIMM Micron Technology, Inc., reserves the right to change products or specifications without notice. DDS6C64X64HG_B.p65 Rev. B; Pub. 7/2 22, Micron Technology, Inc.