Designing Interoperability into IA-64 Systems: DIG64 Guidelines

Size: px
Start display at page:

Download "Designing Interoperability into IA-64 Systems: DIG64 Guidelines"

Transcription

1 Designing Interoperability into IA-64 Systems: DIG64 Guidelines Michael Demshki - Intel, DIG64 Chair Melvin Benedict - Compaq, Hardware Architect Dong Wei - Hewlett-Packard, Platform Architect Tomm Aldridge - Intel, Architecture Manager 1

2 Agenda Introduction to DIG64 Guidelines for Migration of Legacy Technology Guidelines for Firmware Guidelines for Core System Getting Involved with the DIG64 2

3 What is an IA-64 system? Solution Operating Systems OSVs Firmware OSVs/IBVs Applications ISVs Software Tools Intel/ISVs/OSVs Processor Intel Chipsets Intel/Industry Hardware, I/O, Storage System Designs OEMs IHVs 3

4 Goals: Developer s Interface Guide for IA-64 Servers (DIG64) Define HW/SW compatibility for IA-64 system solutions: System building blocks SW interfaces Legacy Transitions Enable technology innovation Operating Systems OSVs Processor Intel SOFTWARE Firmware OSVs/IBVs Chipsets Intel/Industry Applications ISVs Hardware, I/O, Storage System Designs OEMs Software Tools Intel/ISVs/OSVs IHVs HARDWARE 4

5 What will DIG64 do? Developer Benefits: Accelerate time-to-market for for IA-64 solutions through concurrent development of of HW HW & SW SW Increase developer efficiency Enable focus on on innovation and and differentiation Provide a technology migration roadmap IT IT Benefits: Increase the the number of of interoperable solutions available to to IT IT Increase reliability of of solutions Lower qualification costs Lower support costs of of obsolete technology 5

6 Who Developed DIG64? Promoters and Contributors* *third party brands and names are the property of their respective owners Sun, Sun Microsystems, and Sun logo are trademarks or registered trademarks of Sun Microsystems, Inc. in the US and other countries 6

7 DIG64 Scope Applications OS OS Loader Software Hardware / Firmware Configuration Pre-OS Boot Firmware Run- Time Services Firmware Interfaces (Configuration, Pre-OS, OS Run-time, Platform) DIG64 Scope Device Interfaces Processor, Chipset IO Bus M e m o r y Core System Components (Processor, Chipset, Memory, I/O Bus, Server Management) Component Interfaces (Networking, Communications, Storage) Technology Migration (Legacy Technologies, Replacement Technologies) 7

8 DIG64 Scope - continued DIG64 Release 1.0 is intended for Itanium - based products There will be subsequent DIG64 releases targeting McKinley and future IA-64 processor generations DIG64 is operating system-independent Oriented toward cross-platform interoperability DIG64 is not bounded by system size, scalability, architecture, or application DIG64 does not address: packaging, form factor, environmental design, or proprietary solutions 8

9 DIG64 Content: Key Standards & Implementation Requirements Standards & Initiatives Servers & Server Solutions ACPI 1.0 ACPI 1.0 EFI PCI PCI EFI RS SAPIC IA-64 USB ANSI Scope limited to published, adopted standards 9

10 DIG64 Product Compliance Compliant products will satisfy all required guidelines Compliance is determined through self testing Test suites and plugfests will be used to facilitate compliance testing A DIG64 web site and marketing programs will be established to promote compliant products 10

11 DIG64 Terminology Required: Features marked as required must be implemented to comply with the DIG64 Recommended: Features marked as recommended need not be implemented to comply with the DIG64, however, implementation is encouraged Optional: Features marked as optional need not be implemented to comply with the DIG64. There should be no dependencies on optional features by other architectural levels. 11

12 Key DIG64 Guidelines DIG64 Scope Configuration Processor, Chipset Applications OS OS Loader FIRMWARE INTERFACE Pre-OS Boot GUIDELINES Device Interfaces CORE SYSTEM GUIDELINES CORE SYSTEM IO Bus Firmware Run- Time Services M e m o r y Software Hardware / Firmware LEGACY MIGRATION GUIDELINES 12

13 Guidelines for Migration of Legacy Technology Melvin Benedict - Compaq, Hardware Architect 13

14 Classic IA-32 Server Design Memory IA-32 Processors Chip Set USB Ports Serial Ports Parallel Port IDE Super IO ISA PCI Slots OS Support DOS* Win98* Win NT* Unix* Linux* K/b and Mouse Ports Floppy Drive BIOS VGA ISA Slot NIC SCSI Definition: Legacy is is the retention of of functions used solely to to support compatibility with older technology. *other brands and names are the property of their respective owners 14

15 Problems with Classic Design Legacy I/O does not scale Slower clock rate and narrow data paths No support for dynamic resource allocation ISA Memory regions Non contiguous memory maps Fixed addresses ISA slot support Uses precious real estate VGA support High end servers moving to headless operation Large OS validation costs 15

16 But, Legacy Removal Does Occur! Lack of usage ISA slots Slow, takes several generations Usually requires a catalyst Check off purchasing The other OEM may still support (fear) IA-64 is a Catalyst! Architectural break in system growth DIG64 accelerates removal process Other Initiatives EASY PC Hardware Design Guide for Microsoft Windows NT Server vers

17 DIG64 Platform and Legacy The retention of legacy in architecture will: Add complexity to new technologies Stifle innovation Add costs DIG64 is the opportunity to make a break with the past Keys to migration Abstraction layers in firmware Extensible Firmware Interface (EFI) boot loader Optional guidelines 17

18 DIG64 Provides Evolution Roadmap Phase out the legacy in servers over time by creating Optional guidelines Feature support is OEM responsibility OEMs dictate own pace of legacy migration Does not forbid features if OEM desires to support Provides a bridge for manufacturing and utilities Abstraction of hardware functions is key enabler EFI boot services at power on of IA-64 systems Abstraction services added over time 18

19 Legacy Removal in the DIG64 Memory Serial Super IO Parallel K/b and Mouse Floppy IDE USB Ports VGA ISA Slot Firmware Core Chip Set Expansion BUS NIC IA-64 Processors SCSI OS Support 64 bit OS 32 bit OS 16 bit OS Guidelines: ISA Expansion Slots Must Not Be Included or Supported Do not include embedded ISA network, storage or graphic adapters 19

20 IA-64 OS support Memory Serial Super IO Parallel K/b and Mouse Floppy USB Ports VGA IDE Firmware Core Chip Set Expansion BUS NIC IA-64 Processors SCSI OS Support 64 bit OS 32 bit OS 16 bit OS Guidelines: EFI Boot loader for 64 bit OS. Required EFI pre-boot environment Recommended EFI option ROM support Recommended 20

21 Non 64bit OS Support Memory Serial Super IO Parallel K/b and Mouse Floppy USB Ports VGA IDE Firmware Core Chip Set Expansion BUS NIC IA-64 Processors SCSI OS Support 64 bit OS 32 bit OS 16 bit OS Guidelines: Optional support for IA-32 Operating Systems Optional support for DOS* and Win98* Operating Systems *other brands and names are the property of their respective owners 21

22 What does this mean? The 64bit platform is NOT required to support non 64 bit OS s for compliance The legacy hardware hooks on the platform can now be removed New 64 bit OS should NOT depend upon legacy hooks! Transition period to allow critical processes time to adjust DOS* is used to support manufacturing tests and other adapter utilities Replace DOS with EFI pre-boot environment *other brands and names are the property of their respective owners 22

23 Legacy I/O Support... Memory Serial Super IO Parallel K/b and Mouse Floppy USB Ports VGA IDE Firmware Core Chip Set Expansion BUS NIC IA-64 Processors SCSI OS Support 64 bit OS 32 bit OS 16 bit OS Guideline: Optional Support for legacy I/O, VGA Utilize IDE, USB, SAPIC, and EFI abstractions 23

24 What does this mean? Serial, parallel, PS2 ports should all be replaced by USB technology USB supports dynamic resource allocation SIO will go the way of the ISA bus Lack of usage! Trend toward headless operation is recognized IDE remains as a useful technology Removable media Abstraction layers insulate the operating systems 24

25 Conclusions Memory DIG64 IDE USB Ports Firmware Core Chip Set IA-64 Processors Expansion BUS NIC SCSI Evolutionary Roadmap for legacy removal Key enablers Abstraction Layers EFI Optional Guidelines for OS s DIG64 is the opportunity 25

26 Key DIG64 Guidelines DIG64 Scope Configuration Processor, Chipset Applications OS OS Loader FIRMWARE INTERFACE Pre-OS Boot GUIDELINES Device Interfaces CORE SYSTEM GUIDELINES CORE SYSTEM IO Bus Firmware Run- Time Services M e m o r y Software Hardware / Firmware LEGACY MIGRATION GUIDELINES 26

27 Guidelines for Firmware Interfaces Dong Wei - Hewlett-Packard, Platform Architect 27

28 Legacy Firmware Model NMI LDR IA-32 OS OS Directly Coupled to HW OS Loader Directly Coupled to HW ACPI BIOS POST & RTS SMM 16 Bit OS/BIOS Interface Saturated Hardware Fixed Address Devices PC-AT Legacy Hardware Processor/Platform Coupled Coupling Slows Down Innovation 28

29 DIG64 Firmware Objectives Enable Boot of IA-64 OSes Decouple the OS and Hardware Development Decouple the Processor and Platform Development Facilitate Technology Migration Support OEM Differentiation Support Platform Scalability, Reliability, and Availability 29

30 DIG64 Firmware Model IA-64 OS MCA LDR OS Abstracted from HW ACPI EFI OS Loader Abstracted from HW RTS MCA System Firmware Uniform Interface Separate Processor & Platform Abstraction Platform Hardware MCA Processor Enable Legacy Removal (e.g., 8259A PIC) EFI = Extensible Firmware Interface ACPI = Advanced Configuration and Power Interface MCA = Machine Check Abort RTS = Runtime Services 30

31 System Firmware IA-64 OS MCA LDR Initialize, Configure and Test the Platform Hardware (UP and MP) EFI Error Recovery (see MCA foils) ACPI RTS MCA System Firmware System Table (e.g., platform features descriptor) Run-time Procedures (e.g., cache flush) Platform Hardware MCA Processor Entry Points (e.g., RESET, CHECK, PMI) Abstract Platform Implementation-specific Features 31

32 System Firmware Guidelines Implementation Provided by OEMs/IBVs Use Run-time Services (RTS) to Access PCI Configuration Space OS Access to PCI Configuration Space not Made Directly to HW Abstract from the CF8h/CFCh CFCh Implementation Provide Resource Locking Enable PCI Segments to Handle >256 Buses 32

33 EFI IA-64 OS MCA LDR Boot & Run-time Services Protocols (e.g., SERIAL_IO) ACPI RTS MCA EFI System Firmware System Partition Boot Manager (Boot Order Menu,...) EFI Drivers EFI Apps (EFI shell, DIAG, MFG,..) Support Legacy-API Free Env. Platform Hardware MCA Processor Evolutionary Path for Legacy Removal Provide an Abstracted Interface to the OS and Enable Technology Migration 33

34 EFI Guidelines EFI Implementation Provided by OEMs/IBVs NV Storage must be Provided for EFI Supports EFI Environment Variables Implement Serial Protocol For Debug Applications and Console Redirection Recommend PXE for Remote Boot Uniform Remote Boot Protocols 34

35 EFI Boot Drivers EFI Provides the Migration Path Non-EFI Option ROM Support is Optional PC-AT Hardware Dependency EFI Option ROM Support is Recommended Enables Legacy Hardware Removal IA-64 Native Instruction Set Model Defined Portable Byte Steam Model is under Investigation Please review EFI presentation at: intel.com/design/ia64/.com/design/ia64/devinfo.htm 35

36 MCA IA-64 OS MCA LDR Check for Error Conditions ACPI EFI Log Errors RTS MCA System Firmware Error Recovery Error Notification Platform Hardware MCA Processor Support More Robust Error Checking and Recovery 36

37 MCA (Cont( Cont.) MCA Implementation Benefits Improved error containment for internal processor errors Many errors are correctable without processor interruption Many errors are recoverable with OS support Abstractions for system error handling Robust error logging for processor and system errors through well-defined structures Enhanced error handling in multiprocessor environments. 37

38 MCA Guidelines Provide Support for Code Resources Robust Error Checking and Recovery Mechanism Use MCA Hooks in Processor, System Firmware and OS Discontinue the PMI (SMI) and NMI Usage Model Provide NV storage for MCA Logging Enable Error Analysis and Recovery 38

39 ACPI ACPI IA-64 OS MCA LDR EFI Server Configuration Mechanism (tables, control methods, IA-64 extensions) RTS MCA System Firmware Obsolete PnP BIOS and MPS Tables Relax ACPI Specification Requirements for Servers (e.g., power button, power policy) Platform Hardware MCA Processor Abstract platform HW from the OS 39

40 ACPI Guidelines ACPI Implementation Provided by OEMs/IBVs Use ACPI for Platform Configuration Use ACPI for Power Management if PM is Supported Provide Multiple SAPIC Description Table Provide PCI Interrupt Routing Info Use ACPI Control Methods for PCI Hot Plug if PHP is Supported 40

41 IA-32 Support Guidelines Provide IA-32 Emulation in System Firmware if: IA-32 Option ROM is Used Portions of POST are Implemented in BIOS 41

42 Conclusions Support DIG64 Firmware Model Decouple the OS and Hardware Development Abstraction of Hardware Implementation and Uniform Interface Decouple the Processor and Platform Development Separate Processor and Platform Abstraction Facilitate Technology Migration Legacy API Removal Legacy Hardware Removal 42

43 Key DIG64 Guidelines DIG64 Scope Configuration Processor, Chipset Applications OS OS Loader FIRMWARE INTERFACE Pre-OS Boot GUIDELINES Device Interfaces CORE SYSTEM IO Bus GUIDELINES Firmware Run- Time Services M e m o r y Software Hardware / Firmware LEGACY MIGRATION GUIDELINES 43

44 Core System Guidelines Tomm Aldridge - Intel, Architecture Manager 44

45 Key elements of a DIG64 Platform OS independent Memory addressability >4GB Designed from ground up to be MP Technology migration enabled in orderly fashion Firmware abstraction of hardware EFI/Firmware Services layers Legacy free boot process Uniform interrupt handling MCA error handling ACPI based configuration Dynamic resource allocation 45

46 System Processors Guidelines: IA-64 Processors System processors must execute the IA- 64 instruction set 46

47 Core Chip Set Core Chip Set IA-64 Processors Guidelines: Must use Symmetric view of system I/O and memory Interrupt delivery mechanism must use the SAPIC compatible programming model Must permit processor to processor interrupt delivery 47

48 Memory Memory Core Chip Set IA-64 Processors Guideline: System should provide for at least 256MB of system memory per attached processor 48

49 Firmware Memory Core Chip Set IA-64 Processors Guidelines: Use EFI (Extensible Firmware Interface) compatible firmware components for IA-64 servers Firmware 49

50 I/O Resources Memory Firmware Core Chip Set I/O Resources IA-64 Processors Guidelines: The hardware implementation of all expansion busses must provide a means for bus agent discovery and identification Use base address registers (BARS) and extent registers to assign system resources 50

51 System Power Considerations Memory System Power Firmware Core Chip Set Expansion BUS IA-64 Processors Guideline: The platform must monitor the status of the primary power source The primary power subsystem should provide hot plug capability The primary power subsystem should provide redundancy 51

52 Networking, Storage and Management Memory System Power Firmware Core Chip Set Expansion BUS NIC IA-64 Processors SCSI Guidelines: Net adapters must be able to transmit packets from buffers aligned on any boundary Option ROMs should use the EFI implementation The platform must provide the capability to log all critical events 52

53 Platform Configuration Memory System Power Firmware Platform Configuration Core Chip Set Expansion BUS NIC IA-64 Processors SCSI Guideline: Provide ACPI hardware for system configuration ACPI control methods to configure devices must be included Support ACPI sleep states : S0 and S5. Recommended to support additional states S2 through S4 53

54 Conclusions Goals supported by core components Common system model which promotes interoperability across various OS s Make migration of applications to IA-64 as easy as possible Enable technology migration DIG64 will intersect the first generation of IA-64 system Many compliant systems will be available at launch of Itanium 54

55 Agenda Introduction to DIG64 Guidelines for Migration of Legacy Technology Guidelines for Firmware Guidelines for Core System Getting Involved with the DIG64 55

56 DIG64 Target Timeline DIG64 DIG64 development development DIG64 Industry DIG64 Review Industry Review DIG64 R1.0 DIG64 R1.0 Become a DIG64 Adopter Now! DIG64 DIG64 OEM, OEM, OSV, OSV, IHV, IHV, ISV ISV adopters adopters DIG64 DIG Compliant Compliant Designs Designs DIG64 DIG64 development development DIG64 DIG Compliant Compliant Products Products Interoperability Interoperability Tools Tools & Events Events DIG64 DIG64 Next Next Release Release 56

57 Becoming a DIG64 Adopter DIG64 Adopters Receive: Early access to future drafts of DIG64 Guidelines Participation in DIG64 interoperability events Promotion of compliant products on DIG64 web site and at DIG64 events Access to DIG64 Adopters web site and tools What s required: Execution of DIG64 Adopters Agreement (one per company) 57

58 DIG64 Guidelines Now Available for Industry Review To review the DIG64 Guidelines document and give your input to the DIG64 working group, go to: Industry review period runs from September 1 through October 31,

Trusted Mobile Keyboard Controller Architecture

Trusted Mobile Keyboard Controller Architecture Trusted Mobile Keyboard Controller Architecture Sundeep Bajikar Security Architect Mobile Platforms Group Intel Corporation September 17, 2003 1 Safer Computing Track Fall IDF Tuesday Wednesday Thursday

More information

GA-G1975X Post Code Definition

GA-G1975X Post Code Definition GA-G1975X Post Code Definition AWARD Post Code Definition CFh Test CMOS R/W functionality. C0h Early chipset initialization: -Disable shadow RAM -Disable L2 cache (socket 7 or below) -Program basic chipset

More information

Intel Virtualization Technology Roadmap and VT-d Support in Xen

Intel Virtualization Technology Roadmap and VT-d Support in Xen Intel Virtualization Technology Roadmap and VT-d Support in Xen Jun Nakajima Intel Open Source Technology Center Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS.

More information

Introduction to Intel Boot Loader Development Kit (Intel BLDK) Intel SSG/SSD/UEFI

Introduction to Intel Boot Loader Development Kit (Intel BLDK) Intel SSG/SSD/UEFI Introduction to Intel Boot Loader Development Kit (Intel BLDK) Intel SSG/SSD/UEFI Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,

More information

BIOS Update Release Notes

BIOS Update Release Notes BIOS Update Release Notes PRODUCTS: D946GZIS, D946GZTS (Standard BIOS) BIOS Version 0087 November 11, 2007 TS94610J.86A.0087.2007.1111.0015 VBIOS info: Build Number: 1518 PC 14.27 07/06/2007 17:11:20 PXE

More information

RTD cpumodule LX-Series Migration Guide

RTD cpumodule LX-Series Migration Guide RTD cpumodule LX-Series Migration Guide ISO9001 and AS9100 Certified SWM-640000023 Rev. D Page 1 of 9 Revision History Rev. A 02/29/2007 Preliminary Draft Rev. B 06/23/2008 Added information about the

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ACTI-777 all-in-one single board computer is designed to fit a high performance Pentium-III FC-PGA based CPU and compatible for high-end computer system application with PCI/ISA

More information

Aptio 5.x Status Codes

Aptio 5.x Status Codes Checkpoints & Beep Codes for Debugging Document Revision 2.0 Revision Date: April 10, 2014 Public Document Copyright 2014 American Megatrends, Inc. 5555 Oakbrook Parkway Suite 200 Norcross, GA 30093 Legal

More information

BIOS Update Release Notes

BIOS Update Release Notes BIOS Update Release Notes PRODUCTS: D946GZIS, D946GZTS (Standard BIOS) BIOS Version 0067 January 31, 2007 TS94610J.86A.0067.2007.0130.1308 VBIOS info: Build Number: 1377 PC 14.18 08/11/2006 17:22:22 Fixed

More information

PCI-SIG ENGINEERING CHANGE NOTICE

PCI-SIG ENGINEERING CHANGE NOTICE PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Unoccupied Slot Power Hand-off State Clarification DATE: January 23, 2007 AFFECTED DOCUMENT: PCI Firmware Specification, Revision 3.0 SPONSOR: Dong Wei; Hewlett

More information

Comparison on BIOS between UEFI and Legacy

Comparison on BIOS between UEFI and Legacy Comparison on BIOS between UEFI and Legacy Abstract The BIOS (Basic Input/Output System) connects the hardware with the system software. The system BIOS is between the system hardware and the system software,

More information

BIOS Parameters by Server Model

BIOS Parameters by Server Model BIOS Parameters by Server Model This appendix contains the following sections: C22 and C24 Servers, page 1 C200 and C210 Servers, page 16 C220 and C240 Servers, page 29 C250 Servers, page 44 C260 Servers,

More information

Solutions for the Intel Platform Innovation Framework for EFI July 26, Slide 1

Solutions for the Intel Platform Innovation Framework for EFI July 26, Slide 1 Solutions for the Intel Platform Innovation Framework for EFI July 26, 2005 Slide 1 AMI introduces Aptio AMI s Framework-based product offering Offers all innovations of the Intel Platform Innovation Framework

More information

Ausgewählte Betriebssysteme - Mark Russinovich & David Solomon (used with permission of authors)

Ausgewählte Betriebssysteme - Mark Russinovich & David Solomon (used with permission of authors) Outline Windows 2000 - The I/O Structure Ausgewählte Betriebssysteme Institut Betriebssysteme Fakultät Informatik Components of I/O System Plug n Play Management Power Management I/O Data Structures File

More information

Firmbase Misc Video Chipset Board AdvancedCPU

Firmbase Misc Video Chipset Board AdvancedCPU EPMs-21 CMOS SETUP PARAMETERS This article provides reference information and tips for setting CMOS Setup parameters on the EPMs-21 (Ocelot). Start CMOS Setup by pressing Delete during the early boot cycle.

More information

PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR

PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR 97124-6497 DATE: March 7, 2005 PRODUCT: D865GLC/D865GBF/D865GRH/D865GVHZ Standard BIOS P24-0075 (Production 24, build 0075)

More information

PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR

PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR 97124-6497 DATE: August 3, 2004 PRODUCT: D865GLC/D865GBF/D865GRH/D865GVHZ Standard BIOS P19-0065 (Production 19, build

More information

PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR

PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR PASD BIOS ENGINEERING Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR 97124-6497 DATE: February 10, 2004 PRODUCT: D865GLC/D865GBF/D865GRH/D865GVHZ Standard BIOS P14-0056 (Production 14, build

More information

Development of I/O Pass-through: Current Status & the Future. Nov 21, 2008 Yuji Shimada NEC System Technologies, Ltd.

Development of I/O Pass-through: Current Status & the Future. Nov 21, 2008 Yuji Shimada NEC System Technologies, Ltd. Development of I/O Pass-through: Current Status & the Future Nov 21, 2008 Yuji Shimada NEC System Technologies, Ltd. Agenda 1.Implementation of I/O Pass-through 2.Future Enhancement Plan 3.Challenges for

More information

The ROBO-8710VLA package should cover the following basic items

The ROBO-8710VLA package should cover the following basic items The ROBO-8710VLA all-in-one full size single board computer is designed to fit high performance and scalable Intel Pentium 4/Celeron processors and compatible for high-end industrial computer system with

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ACTI-788 all-in-one single board computer is designed to fit a high performance Celeron based CPU and compatible for high-end computer system application with PCI/ISA bus architecture.

More information

Secure Partitioning (s-par) for Enterprise-Class Consolidation

Secure Partitioning (s-par) for Enterprise-Class Consolidation Secure Partitioning (s-par) for Enterprise-Class Consolidation How Partitioning Technology Delivers Consolidation Without Compromising Performance, Security, or Isolation White Paper The enterprise clients

More information

Note: The configurations and factory defaults described here are for VL-EPIC-25 BIOS version 1.02.

Note: The configurations and factory defaults described here are for VL-EPIC-25 BIOS version 1.02. EPIC-25 BIOS Setup - Part 1 This article and VT1704 - EPIC-25 BIOS Setup - Part 2 provide reference information and tips for setting BIOS Setup parameters on the VL-EPIC-25 (Iguana). Start BIOS Setup by

More information

Windows 7 Overview. Windows 7. Objectives. The History of Windows. CS140M Fall Lake 1

Windows 7 Overview. Windows 7. Objectives. The History of Windows. CS140M Fall Lake 1 Windows 7 Overview Windows 7 Overview By Al Lake History Design Principles System Components Environmental Subsystems File system Networking Programmer Interface Lake 2 Objectives To explore the principles

More information

Manual: Errata 1 P R E L I M I N A R Y. Manual Index: 07. CP605 Manual: 25095

Manual: Errata 1 P R E L I M I N A R Y. Manual Index: 07. CP605 Manual: 25095 CP605 Errata 1 Manual Index: 07 Table of Contents: 1. Reference: Page 5-3, Chapter 5, Phoenix BIOS... 1-3 ID 25095, Rev. 07 Errata 1-1 CP605 This page has been intentionally left blank. Errata 1-2 ID 25095,

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ROBO-667 all-in-one single board computer is designed to fit a high performance Pentium-III based CPU and compatible for high-end computer system with PCI/ISA Bus architecture.

More information

DVD :50 PM Page 1 BIOS

DVD :50 PM Page 1 BIOS 99 0789729741 DVD 3.07 06 09 2003 1:50 PM Page 1 BIOS 99 0789729741 DVD 3.07 06 09 2003 1:50 PM Page 2 2 BIOS AMI BIOS POST Checkpoint Codes Table 1 AMI BIOS POST Checkpoint Codes for All AMI BIOS Products

More information

Using the UEFI Shell. October 2010 UEFI Taipei Plugfest Insyde Software

Using the UEFI Shell. October 2010 UEFI Taipei Plugfest Insyde Software Using the UEFI Shell October 2010 UEFI Taipei Plugfest 1 San Francisco Cable Car 2 Agenda Insyde UEFI Support UEFI Shell 2.0 What is it? UEFI Shell 2.0 Unique Features Network Browsing Example Application

More information

STANDARD I/O INTERFACES

STANDARD I/O INTERFACES STANDARD I/O INTERFACES The processor bus is the bus defied by the signals on the processor chip itself. Devices that require a very high-speed connection to the processor, such as the main memory, may

More information

TECHNOLOGY BRIEF. Compaq 8-Way Multiprocessing Architecture EXECUTIVE OVERVIEW CONTENTS

TECHNOLOGY BRIEF. Compaq 8-Way Multiprocessing Architecture EXECUTIVE OVERVIEW CONTENTS TECHNOLOGY BRIEF March 1999 Compaq Computer Corporation ISSD Technology Communications CONTENTS Executive Overview1 Notice2 Introduction 3 8-Way Architecture Overview 3 Processor and I/O Bus Design 4 Processor

More information

Managing your real hardware: Installation, Boot, Hardware changes. Olivier Crémel Staff Engineer

Managing your real hardware: Installation, Boot, Hardware changes. Olivier Crémel Staff Engineer Managing your real hardware: Installation, Boot, Hardware changes Olivier Crémel Staff Engineer Agenda Hardware choices Real hardware vs. virtual hardware Driven by Service Console or VMkernel Hardware

More information

Homework. Reading. Machine Projects. Labs. Exam Next Class. None (Finish all previous reading assignments) Continue with MP5

Homework. Reading. Machine Projects. Labs. Exam Next Class. None (Finish all previous reading assignments) Continue with MP5 Homework Reading None (Finish all previous reading assignments) Machine Projects Continue with MP5 Labs Finish lab reports by deadline posted in lab Exam Next Class Open book / open notes 1 Hierarchy for

More information

The AMD64 Technology for Server and Workstation. Dr. Ulrich Knechtel Enterprise Program Manager EMEA

The AMD64 Technology for Server and Workstation. Dr. Ulrich Knechtel Enterprise Program Manager EMEA The AMD64 Technology for Server and Workstation Dr. Ulrich Knechtel Enterprise Program Manager EMEA Agenda Direct Connect Architecture AMD Opteron TM Processor Roadmap Competition OEM support The AMD64

More information

UEFI in Arm Platform Architecture

UEFI in Arm Platform Architecture presented by UEFI in Arm Platform Architecture Fall 2017 UEFI Seminar and Plugfest October 30 November 3, 2017 Presented by Dong Wei (Arm Limited) UEFI Plugfest October 2017 www.uefi.org 1 Agenda Arm @

More information

Intel Corporation. About This Release MV85010A.86A.0069.P PXE 2.1 [Intel Boot Agent Version ] for ICH2 LAN Controller

Intel Corporation. About This Release MV85010A.86A.0069.P PXE 2.1 [Intel Boot Agent Version ] for ICH2 LAN Controller Intel Corporation DATE: April 21, 2003 SUBJECT: MV850.10A.86A Production BIOS P25-0069 About This Release MV85010A.86A.0069.P25.0304170949 PXE 2.1 [Intel Boot Agent Version 4.1.09] for ICH2 LAN Controller

More information

Intel Transparent Computing

Intel Transparent Computing Intel Transparent Computing Jeff Griffen Director of Platform Software Infrastructure Software and Services Group October, 21 2010 1 Legal Information INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION

More information

Standardized Firmware for ARMv8 based Volume Servers

Standardized Firmware for ARMv8 based Volume Servers presented by Standardized Firmware for ARMv8 based Volume Servers UEFI Spring Plugfest March 29-31, 2016 Presented by Jonathan Zhang, Robert Hsu Cavium Inc. & AMI Updated 2011-06-01 UEFI Plugfest March

More information

Error Correction Control and Parity BIOS Implementation Example

Error Correction Control and Parity BIOS Implementation Example Error Correction Control and Parity BIOS Implementation Example White Paper Revision 1.2 THIS SPECIFICATION [DOCUMENT] IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY,

More information

Introduction to HPE ProLiant Servers HE643S

Introduction to HPE ProLiant Servers HE643S Course data sheet Introduction to HPE ProLiant Servers HE643S HPE course number Course length Delivery mode View schedule, local pricing, and register View related courses HE643S 2 Days ILT, VILT View

More information

XE 900: Fastest EPIC board now available with Windows XPe

XE 900: Fastest EPIC board now available with Windows XPe XE 900: Fastest EPIC board now available with Windows XPe The XE 900 SBC is a high performance, low power, x86 workhorse for embedded applications. It is an EPIC form factor SBC with a rich family of I/O

More information

IA32 OS START-UP UEFI FIRMWARE. CS124 Operating Systems Fall , Lecture 6

IA32 OS START-UP UEFI FIRMWARE. CS124 Operating Systems Fall , Lecture 6 IA32 OS START-UP UEFI FIRMWARE CS124 Operating Systems Fall 2017-2018, Lecture 6 2 Last Time: IA32 Bootstrap Computers and operating systems employ a bootstrap process to load and start the operating system

More information

The Transition to PCI Express* for Client SSDs

The Transition to PCI Express* for Client SSDs The Transition to PCI Express* for Client SSDs Amber Huffman Senior Principal Engineer Intel Santa Clara, CA 1 *Other names and brands may be claimed as the property of others. Legal Notices and Disclaimers

More information

AMI Product Catalog. A Leader in Storage and Computing Innovations Worldwide

AMI Product Catalog. A Leader in Storage and Computing Innovations Worldwide AMI Product Catalog A Leader in Storage and Computing Innovations Worldwide American Megatrends Inc. 5555 Oakbrook Parkway, Suite 200 Norcross, GA 30093 Main: 770.246.8600 Sales: 800.828.9264 Tech Support:

More information

Sun Fire V880 System Architecture. Sun Microsystems Product & Technology Group SE

Sun Fire V880 System Architecture. Sun Microsystems Product & Technology Group SE Sun Fire V880 System Architecture Sun Microsystems Product & Technology Group SE jjson@sun.com Sun Fire V880 Enterprise RAS Below PC Pricing NEW " Enterprise Class Application and Database Server " Scalable

More information

The PowerEdge 6450 systems offer the following major features:

The PowerEdge 6450 systems offer the following major features: The Dell PowerEdge 6450 system, which supports up to four Intel Pentium III Xeon microprocessors (and future generation Intel microprocessors), is a featurerich, enterprise class server that offers the

More information

Downloaded from various sources on the NET

Downloaded from various sources on the NET Overview Computers. Hardware components of a Computer. Purpose and functions of computer operating systems. Evolution of computer operating systems. Operating systems available today. Downloaded from various

More information

Celeron EPIC Computer with GUI and Dual Ethernet SBC4685

Celeron EPIC Computer with GUI and Dual Ethernet SBC4685 Celeron EPIC Computer with GUI and Dual SBC4685 Features Ready to run Celeron/Pentium III computer Color flat-panel support Four serial ports CAN Bus interface PC/104 & PC/104-Plus expansion The SBC4685

More information

Merced Solutions Overview

Merced Solutions Overview Merced Solutions Overview Hemant Dhulla IA-64 Programs Manager IA-64 Processor Division Intel Corporation February 23, 1999 Agenda Roadmap Processor Features Performance Software Call to Action Year 2000

More information

Serenity Virtual Station 2004

Serenity Virtual Station 2004 Serenity Virtual Station Introduction and Roadmap Agenda - What is SVISTA? - How does it work? - Features of the Virtual Machine - Requirements - Benefits - Scenarios - Future Plans - More about the OS/2

More information

StrongARM** SA-110/21285 Evaluation Board

StrongARM** SA-110/21285 Evaluation Board StrongARM** SA-110/21285 Evaluation Board Brief Datasheet Product Features Intel offers a StrongARM** SA-110/21285 Evaluation Board (EBSA-285) that provides a flexible hardware environment to help manufacturers

More information

UEFI Plugfest March

UEFI Plugfest March UEFI Plugfest March 2017 www.uefi.org 1 presented by The UEFI Forum State of UEFI Fall 2017 UEFI Seminar and Plugfest October 30 November 3, 2017 Presented by Mark Doran, UEFI Forum President www.uefi.org

More information

I/O virtualization. Jiang, Yunhong Yang, Xiaowei Software and Service Group 2009 虚拟化技术全国高校师资研讨班

I/O virtualization. Jiang, Yunhong Yang, Xiaowei Software and Service Group 2009 虚拟化技术全国高校师资研讨班 I/O virtualization Jiang, Yunhong Yang, Xiaowei 1 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,

More information

Embedded BIOS. Features and Board Support Packages congatec AG 1

Embedded BIOS. Features and Board Support Packages congatec AG 1 Embedded BIOS Features and Board Support Packages 2006 congatec AG 1 Our Mission To provide a first class, leading edge, innovative and extremely stable firmware solution for congatec embedded computer

More information

Introduction to Embedded Bootloader. Intel SSG/SSD/UEFI

Introduction to Embedded Bootloader. Intel SSG/SSD/UEFI Introduction to Embedded Bootloader Intel SSG/SSD/UEFI Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

More information

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land 1 2 Basic Computer Ingredients Processor(s) and co-processors RAM main memory ROM initialization/start-up routines Peripherals: keyboard/mouse, display, mass storage, general I/O (printer, network, sound)

More information

CS 134. Operating Systems. April 8, 2013 Lecture 20. Input/Output. Instructor: Neil Rhodes. Monday, April 7, 14

CS 134. Operating Systems. April 8, 2013 Lecture 20. Input/Output. Instructor: Neil Rhodes. Monday, April 7, 14 CS 134 Operating Systems April 8, 2013 Lecture 20 Input/Output Instructor: Neil Rhodes Hardware How hardware works Operating system layer What the kernel does API What the programmer does Overview 2 kinds

More information

MMX Enhanced. 586 GXM-AV Main Board. Trademarks and / or Registered trademarks are the properties of their respective owners.

MMX Enhanced. 586 GXM-AV Main Board. Trademarks and / or Registered trademarks are the properties of their respective owners. 586 GXM-AV Main Board Trademarks and / or Registered trademarks are the properties of their respective owners. User s Manual Version 1.1 The Information presented in this publication has been carefully

More information

Arm Server Ready. Dong Wei

Arm Server Ready. Dong Wei Arm Server Ready Dong Wei Agenda Arm ServerReady Program SBSA/SBBR Updates PCIe Integration Updates UEFI Forum Updates Server Management Strategy ENGINEERS AND DEVICES WORKING TOGETHER Agenda Arm ServerReady

More information

Fully-Buffered DIMM Technology Moves Enterprise Platforms to the Next Level

Fully-Buffered DIMM Technology Moves Enterprise Platforms to the Next Level Page 1 Fully-Buffered DIMM Technology Moves Enterprise Platforms to the Next Level Jon Haas FB-DIMM Initiative Manager Pete Vogt Principal Engineer Copyright 2005. *Third-party brands and names are the

More information

Junhong Jiang, Kevin Tian, Chris Wright, Don Dugger

Junhong Jiang, Kevin Tian, Chris Wright, Don Dugger Updating Xen for the Client Environment Junhong Jiang, Kevin Tian, Chris Wright, Don Dugger Legal Content INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. EXCEPT AS PROVIDED

More information

BIOS ENGINEERING. DATE: December 2, 2004 PRODUCT: D875PBZ Standard BIOS. P (P33, build 0123) About This Release:

BIOS ENGINEERING. DATE: December 2, 2004 PRODUCT: D875PBZ Standard BIOS. P (P33, build 0123) About This Release: BIOS ENGINEERING DATE: December 2, 2004 PRODUCT: D875PBZ Standard BIOS P33-0123 (P33, build 0123) December 1, 2004 BZ87510A.86A.0123.P33.0412011950 UNDI 4.1.16 Tanacross UNDI 1.2.26 Fixed intermittent

More information

CPC501. Best solutions to fit your demands! 6U CompactPCI Pentium M SBC.

CPC501. Best solutions to fit your demands! 6U CompactPCI Pentium M SBC. 6U CompactPCI Pentium M SBC Best solutions to fit your demands! Intel Pentium M processor up to 1.8 GHz High performance and reliability Outstanding communication capabilities Packet switching support

More information

CLK. Slot1 VIA ATX Mainboard. User s Manual 4

CLK. Slot1 VIA ATX Mainboard. User s Manual 4 2.1. Mainboard Layout Drawing CLK AGP 1 H14.318 Slot1 VIA693-133 ATX Mainboard ISA2 ISA1 User s Manual 4 2.2. Hardware Installation Steps 2.2.1. Installing System Memory The mainboard is equipped with

More information

Microsoft. iron Krokhmal et IT /2005

Microsoft. iron Krokhmal et IT /2005 Microsoft 2005 i et IT /2005 Current Features Automated Deployment Services (ADS). - imaging tools to automate the deployment of Microsoft operating systems. Active Directory Application Mode (ADAM). -

More information

Advanced x86: BIOS and System Management Mode Internals Boot Process. Xeno Kovah && Corey Kallenberg LegbaCore, LLC

Advanced x86: BIOS and System Management Mode Internals Boot Process. Xeno Kovah && Corey Kallenberg LegbaCore, LLC Advanced x86: BIOS and System Management Mode Internals Boot Process Xeno Kovah && Corey Kallenberg LegbaCore, LLC All materials are licensed under a Creative Commons Share Alike license. http://creativecommons.org/licenses/by-sa/3.0/

More information

User s Manual. MMX Enhanced MediaGX System Board. MMX Enhanced MediaGX System Board

User s Manual. MMX Enhanced MediaGX System Board. MMX Enhanced MediaGX System Board MMX Enhanced MediaGX System Board MMX Enhanced MediaGX System Board Trademarks and / or Registered trademarks are the properties of their respective owners. User s Manual IBM, PC/AT and PC/XT are trademarks

More information

Integrated Ultra320 Smart Array 6i Redundant Array of Independent Disks (RAID) Controller with 64-MB read cache plus 128-MB batterybacked

Integrated Ultra320 Smart Array 6i Redundant Array of Independent Disks (RAID) Controller with 64-MB read cache plus 128-MB batterybacked Data Sheet Cisco MCS 7835-H1 THIS PRODUCT IS NO LONGER BEING SOLD AND MIGHT NOT BE SUPPORTED. READ THE END-OF-LIFE NOTICE TO LEARN ABOUT POTENTIAL REPLACEMENT PRODUCTS AND INFORMATION ABOUT PRODUCT SUPPORT.

More information

Windows Support for PM. Tom Talpey, Microsoft

Windows Support for PM. Tom Talpey, Microsoft Windows Support for PM Tom Talpey, Microsoft Agenda Industry Standards Support PMDK Open Source Support Hyper-V Support SQL Server Support Storage Spaces Direct Support SMB3 and RDMA Support 2 Windows

More information

Ken Kroeker. Partner Technology Access Center e Services Partner Division

Ken Kroeker. Partner Technology Access Center e Services Partner Division Ken Kroeker Partner Technology Access Center e Services Partner Division Ken_kroeker@hp.com Processor Evolution performance you are here next generation EPIC Itanium Superscalar RISC ~ 2 instructions/cycle

More information

SCHOOL OF PHYSICAL, CHEMICAL AND APPLIED SCIENCES

SCHOOL OF PHYSICAL, CHEMICAL AND APPLIED SCIENCES PONDICHERRY DEPARTMENT UNIVERSITY OF PHYSICS SCHOOL OF PHYSICAL, CHEMICAL AND APPLIED SCIENCES QUOTATION INVITATION FOR THE PURCHASE OF PROCESSOR SERVER Ref: DST Project "Solitons and Modulational Systems"

More information

BIOS Update Release Notes

BIOS Update Release Notes PRODUCTS: DH77EB (Standard BIOS) BIOS Update Release Notes BIOS Version 0098 - EBH7710H.86A.0098.2012.1219.1026 Date: December 23, 2012 ME Firmware: 8.1.20.1336 Integrated Graphics Option ROM: Build 2143

More information

Internal Cabling Guide for the HP Smart Array 6400 Series Controller on an HP Integrity Server rx7620

Internal Cabling Guide for the HP Smart Array 6400 Series Controller on an HP Integrity Server rx7620 Internal Cabling Guide for the HP Smart Array 6400 Series Controller on an HP Integrity Server rx7620 May 2004 (Second Edition) Part Number 5990-8201 2004 Hewlett-Packard Development Company, L.P. Microsoft

More information

BIOS Update Release Notes

BIOS Update Release Notes BIOS Update Release Notes PRODUCTS: D410PT, D510MO (Standard BIOS) BIOS Version 0516 - MOPNV10N.86A.0516.2011.0331.1730 March 31, 2011 Increased Setup time and Data range. Added support for new SPI flash

More information

UEFI Plugfest Dupont, WA

UEFI Plugfest Dupont, WA UEFI Plugfest Dupont, WA Plug-Ins: Added value for PCs June 22, 2010 Dick Wilkins, Office of the CTO 1 Agenda Plug-Ins! Past, Present, and Future UEFI is Making BIOS Plug-Ins Possible! Plug-In Examples

More information

UEFI TECHNICAL UPDATES & PLATFORM INNOVATIONS. Dong Wei - HP 魏东 Vincent Zimmer - Intel

UEFI TECHNICAL UPDATES & PLATFORM INNOVATIONS. Dong Wei - HP 魏东 Vincent Zimmer - Intel UEFI TECHNICAL UPDATES & PLATFORM INNOVATIONS Dong Wei - HP 魏东 Vincent Zimmer - Intel Agenda Introduction Latest UEFI specs releases Intel UEFI Development Kit 2010 (Intel UDK 2010) Key features HP Experience

More information

Architecture Specification

Architecture Specification PCI-to-PCI Bridge Architecture Specification, Revision 1.2 June 9, 2003 PCI-to-PCI Bridge Architecture Specification Revision 1.1 December 18, 1998 Revision History REVISION ISSUE DATE COMMENTS 1.0 04/05/94

More information

Input Components C H A P T E R 1 4. See also: System FAQs for WHQL Testing on

Input Components C H A P T E R 1 4. See also: System FAQs for WHQL Testing on Part 4 Device Design Guidelines C H A P T E R 1 4 Input Components This chapter presents the requirements and recommendations for standard input devices and connections under the Microsoft Windows family

More information

Chapter 3: System Configuration

Chapter 3: System Configuration Chapter 3: System Configuration Complete CompTIA A+ Guide to PCs, 6e How to make configuration changes to a computer The importance of BIOS and UEFI BIOS How to replace a motherboard battery What system

More information

Intel Platform Innovation Framework for EFI ACPI Specification

Intel Platform Innovation Framework for EFI ACPI Specification Intel Platform Innovation Framework for EFI ACPI Specification Version 0.91 August 8, 2006 ACPI Specification THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY

More information

Pioneer DreamMicro. Rackmount 2U Server S87 Series

Pioneer DreamMicro. Rackmount 2U Server S87 Series Pioneer DreamMicro Rackmount 2U Server S87 Series S87 - Spec Dimension M/B Form Factor Processor Support Socket FSB Chipset Memory Support PCI Expansion 3.5 HDD SAS controller 2U Rackmount 17.5 x3.5 x27

More information

BIOS User Guide RACING P1A

BIOS User Guide RACING P1A BIOS User Guide RACING P1A BIOS Update... 2 UEFI BIOS Setup... 6 1. Main Menu... 7 2. Advanced Menu... 8 3. Chipset Menu...14 4. Security Menu...20 5. Boot Menu...23 6. Exit Menu...25 BIOS Update The BIOS

More information

Four Components of a Computer System

Four Components of a Computer System Four Components of a Computer System Operating System Concepts Essentials 2nd Edition 1.1 Silberschatz, Galvin and Gagne 2013 Operating System Definition OS is a resource allocator Manages all resources

More information

UEFI What is it? Spring 2017 UEFI Seminar and Plugfest March 27-31, 2017 Presented by Dong Wei (ARM) presented by. Updated

UEFI What is it? Spring 2017 UEFI Seminar and Plugfest March 27-31, 2017 Presented by Dong Wei (ARM) presented by. Updated presented by UEFI What is it? Spring 2017 UEFI Seminar and Plugfest March 27-31, 2017 Presented by Dong Wei (ARM) Updated 2011-06- 01 UEFI Plugfest March 2017 www.uefi.org 1 Agenda Introduction Background

More information

Graphics Output Protocol (GOP) Driver for UEFI

Graphics Output Protocol (GOP) Driver for UEFI Graphics Output Protocol (GOP) Driver for UEFI Reethambari S V 1, Dr D Seshachalam 2 1 Department of ECE BMS College of Engineering,Bangalore, India. 2 Professor and former HOD, Dept of ECEBMS College

More information

Fujitsu LifeBook P Series

Fujitsu LifeBook P Series Fujitsu LifeBook P Series BIOS Guide LifeBook P Series Model: P1120 Document Date: 10/30/02 Document Part Number: FPC58-0796-01 FUJITSU PC CORPORATION LifeBook P Series Notebook BIOS P Series BIOS BIOS

More information

Windows 2000/XP History, and Data Management

Windows 2000/XP History, and Data Management Unit 5 Windows 2000/XP History, and Data Management Copyright 2002 Heathkit Company, Inc. All rights reserved. Microsoft Windows98 Microsoft WindowsMe Microsoft Windows 2000 Professional Microsoft Windows

More information

evm for Windows* User Manual

evm for Windows* User Manual evm for Windows* User Manual Rev 4.0 1 Copyright 2017 TenAsys Corporation No part of this manual may be copied, duplicated, reprinted, and stored in a retrieval system by any means, mechanical or electronic,

More information

O p t i m i z e d U E F I I m p l e m e n t a t i o n o n I n t e l X e o n B a s e d O C P P l a t f o r m

O p t i m i z e d U E F I I m p l e m e n t a t i o n o n I n t e l X e o n B a s e d O C P P l a t f o r m O p t i m i z e d U E F I I m p l e m e n t a t i o n o n I n t e l X e o n B a s e d O C P P l a t f o r m Sarathy Jayakumar, Principal Engineer, Intel Corp Mohan J. Kumar, Fellow, Intel Corp B a s e

More information

System Upgrade. Stand: Frday, 20. April :52

System Upgrade. Stand: Frday, 20. April :52 System Upgrade Stand: Frday, 20. April 2007 14:52 I Content: System Upgrade Teil I Initation... 1 1.1 ISA - Controller with... Win98 1 1.2 ISA - Controller with... WinXP 2 1.3 LT3CC-Controller... at printer

More information

IO virtualization. Michael Kagan Mellanox Technologies

IO virtualization. Michael Kagan Mellanox Technologies IO virtualization Michael Kagan Mellanox Technologies IO Virtualization Mission non-stop s to consumers Flexibility assign IO resources to consumer as needed Agility assignment of IO resources to consumer

More information

COMPUTER HARDWARE & NETWORK TROUBLESHOOTING

COMPUTER HARDWARE & NETWORK TROUBLESHOOTING COMPUTER HARDWARE & NETWORK TROUBLESHOOTING UNIT 1 1. What is processor? (NOV 2013) 2. Define system clock? (NOV 2013) 3. What are the two types of hardware interrupts (NOV 2010) 4. List the type of switching

More information

BIOS Update Release Notes

BIOS Update Release Notes BIOS Update Release Notes PRODUCTS: D410PT, D510MO (Standard BIOS) BIOS Version 0524 - MOPNV10N.86A.0524.2011.0712.0930 July 12, 2011 Fixed issue where User Access Level changes when F9 is pressed. Fixed

More information

AMIBIOS8 Check Point and Beep Code List

AMIBIOS8 Check Point and Beep Code List AMIBIOS8 Check Point and Beep Code List Version 1.5, Last Updated July 10, 2003 Copyright (c) 2003 American Megatrends, Inc. All Rights Reserved. American Megatrends, Inc. 6145-F, Northbelt Parkway Norcross,

More information

Video Surveillance Storage and Verint Nextiva NetApp Video Surveillance Storage Solution

Video Surveillance Storage and Verint Nextiva NetApp Video Surveillance Storage Solution Technical Report Video Surveillance Storage and Verint Nextiva NetApp Video Surveillance Storage Solution Joel W. King, NetApp September 2012 TR-4110 TABLE OF CONTENTS 1 Executive Summary... 3 1.1 Overview...

More information

CSE 4/521 Introduction to Operating Systems. Lecture 29 Windows 7 (History, Design Principles, System Components, Programmer Interface) Summer 2018

CSE 4/521 Introduction to Operating Systems. Lecture 29 Windows 7 (History, Design Principles, System Components, Programmer Interface) Summer 2018 CSE 4/521 Introduction to Operating Systems Lecture 29 Windows 7 (History, Design Principles, System Components, Programmer Interface) Summer 2018 Overview Objective: To explore the principles upon which

More information

KINO Intel Pentium M Mini ITX Main Board for embedded solution and stand alone system. MPM James

KINO Intel Pentium M Mini ITX Main Board for embedded solution and stand alone system. MPM James KINO-6612 Intel Pentium M Mini ITX Main Board for embedded solution and stand alone system. MPM James KINO-6612 Intel Pentium M Mini ITX Main Board with LVDS, SATA, 6XCOM, 6XUSB 2.0 and TV Out function

More information

VMICPCI-7755 Intel Pentium III Processor-Based CompactPCI System Controller SBC with 133 MHz System Bus

VMICPCI-7755 Intel Pentium III Processor-Based CompactPCI System Controller SBC with 133 MHz System Bus Intel Pentium III Processor-Based System Controller SBC with 133 MHz System Bus Single slot Pentium III FC-PGA370 socket processor-based single board computer (SBC) with 133 MHz system bus Up to 512 Mbyte

More information

Microsoft Windows Server 2008 On Integrity Servers Overview

Microsoft Windows Server 2008 On Integrity Servers Overview Overview The HP Integrity servers based on Intel Itanium architecture provide one of the most reliable and scalable platforms currently available for mission-critical Windows Server deployments. Windows

More information

Interrupt Swizzling Solution for Intel 5000 Chipset Series based Platforms

Interrupt Swizzling Solution for Intel 5000 Chipset Series based Platforms Interrupt Swizzling Solution for Intel 5000 Chipset Series based Platforms Application Note August 2006 Document Number: 314337-002 Notice: This document contains information on products in the design

More information

An Introduction to Platform Security

An Introduction to Platform Security presented by An Introduction to Platform Security Spring 2018 UEFI Seminar and Plugfest March 26-30, 2018 Presented by Brent Holtsclaw and John Loucaides (Intel) Legal Notice No computer system can be

More information