1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land
|
|
- Quentin Ford
- 5 years ago
- Views:
Transcription
1 1
2 2 Basic Computer Ingredients Processor(s) and co-processors RAM main memory ROM initialization/start-up routines Peripherals: keyboard/mouse, display, mass storage, general I/O (printer, network, sound) Support circuitry: clocks, timers, counters, interrupt s, DMA s
3 3 Basic Computer Layout אפיק זיכרון Memory Bus זיכרון מטמון cache memory יהידת החישוב המרכזי Central Processing Unit (CPU) זיכרון ראשי Main Memory (RAM) אפיק קלט/פלט I/O Bus מתאם אפיק Bus Adapter בקר קלט/פלט I/O Controller בקר קלט/פלט I/O Controller בקר קלט/פלט I/O Controller Disk ממשק משתמש רשת תקשורת communications network
4 4 Chipsets Collection of related hardware devices Designed to work together efficiently Based on a common Architecture (design plan) Hardware technology (circuit type) Perform I/O and support functions
5 5 Bus-Oriented Mechanical Organization Used in large server systems Separate circuit board for each function CPU board Memory board I/O board Support board I/O Controller I/O Controller Central back-plane Usually passive bus Function boards plug into bus system Examples: mainframe computers I/O Controller Bus Adaptor Card Backplane Memory Card Memory Card CPU Card
6 6 Single Board Computer Organization Specially designed to fit onto one circuit board Smaller Designed for specific components Less flexible Example: PDAs, laptops, special purpose hardware (routers, s) CPU Subsystem I/O Subsystem Power Supply Single Board Computer Memory Subsystem I/O Controller I/O Controller I/O Controller
7 7 PC is a Compromise Processor, memory, and support hardware on a single board (motherboard) Smaller but less flexible Motherboard Peripherals plug into expansion bus More choice in choosing components for expansion CPU Subsystem I/O Subsystem Power Supply Memory Subsystem I/O Controller Expansion Slot I/O Controller Expansion Slot I/O Controller Expansion Slot I/O Controller Expansion Slot I/O Controller Expansion Slot
8 8 PC Bus Types Address Bus Proprietary Fast Includes data, address, control signals Local Bus (front end bus) Processor data and address lines In this case, between processor and L2 cache I/O bus For expansion addition of peripheral devices Published standard Permit OEM hardware to work with computer OEM = Original Equipment Manufacturer
9 9 Basic Functions of I/O Bus Power to devices Addressing and data transfer Timing signal to devices for data transfer Flow control data buffering Bus mastering and arbitration I/O Bus Power Address Data Clock Arbitration
10 10 Brief History of PC Bus Standards
11 11 IBM Proprietary Bus Designs PC bus IBM's original I/O bus Local bus 8-bit data transfer for 8088 AT bus (for 80286) Permits 16-bit data transfers Split 2-part connector Second connector for 8 new data bits First connector maintained compatibility with older cards
12 12 First Standardized Buses ISA Industry Standard Architecture IEEE standardization of the AT bus Standardizes support functions as well as I/O Permits a chipset to handle support and I/O in an integrated fashion EISA Enhanced Industry Standard Architecture Designed by consortium of clone OEMs Looking to block IBM market control Various improvements, such as 32-bit data bus
13 13 Local Bus Display Control Graphics bus connected directly to processor אפיק זיכרון Memory Bus זיכרון מטמון cache memory יהידת החישוב המרכזי Central Processing Unit (CPU) Local Bus Video Controller I/O Bus זיכרון ראשי Main Memory (RAM) אפיק קלט/פלט מתאם אפיק Bus Adapter בקר קלט/פלט I/O Controller בקר קלט/פלט I/O Controller בקר קלט/פלט I/O Controller Disk ממשק משתמש רשת תקשורת communications network
14 14 Display Control Requirements Screen memory is (units/screen) (bytes/unit) First PCs used text-oriented screen memory 25 rows of 80 monochrome characters Character represented by one ASCII byte Video memory is = 2000 Bytes/screen Graphics-oriented screen memory Consider 1024 by 768 pixel resolution at 24 bit color = 786,432 pixels/screen Each pixel requires 3-bytes (24 bits) for color Need = 2,359,296 Bytes/screen
15 15 VESA Local Bus Standard VESA - Video Electronics Standards Association Local bus connector in-line with EISA Double-connector made for screen card Special Driver required for local bus access
16 16 PCI Peripheral Component Interface Intel standard PCI Bridge replaces the I/O Adapter Controls all processor accesses PCI brings standardization to the memory bus
17 17 PCI Layout אפיק זיכרון Memory Bus Host PCI Bridge זיכרון ראשי Main Memory (RAM) זיכרון מטמון cache memory PCI bus יהידת החישוב המרכזי Central Processing Unit (CPU) ISA/EISA bus adapter PCI Graphics Adapter בקר קלט/פלט I/O Controller ממשק משתמש רשת תקשורת communications network Disk
18 18 Overview of ISA Bus
19 19 systems kernel ISA Block Diagram memory subsystem cache bus ROM RAM CPU X-bus ISA subsystem expansion bus keyboard mouse DMA interrupt Real Time clock and timers etc audio graphics network
20 20 ISA Subsystems Kernel: processor, bus control logic, electrical interface circuitry Memory Subsystem: RAM and ROM ISA Subsystem: Expansion (I/O) slots System functions X-bus Real time clock PIC Programmable interrupt DMA IRQ interrupt Keyboard Each device has its own I/O address
21 21 Address bus Data bus Control bus CPU I/O Structures Read/write (direction) Timing (clock) 8 MHz Interrupts
22 22 PC-AT Memory Map Upper Memory Above KB boot ROM F0000 to FFFFF 64 KB option ROM E0000 to EFFFF 128 KB device ROM C0000 to DFFFF 128 KB video memory A0000 to BFFFF 640 KB DOS program memory to 9FFFF Extended Memory Conventional Memory
23 23 PC-AT Data Path 16-bit data transfers Processor addresses 2 bytes with one low order address Lower data path I/O lines D0 to D7 Transfer bytes to/from even memory address Upper data path I/O lines D8 to D15 Transfer bytes to/from odd memory address I/O Bus Power Even Odd Address Clock Arbitration Data Data
24 Data Path Addresses 2 32 B = 4 GB 32-bit address: A31 A30 A3 A2 A1 A0 Processor addresses 4 bytes at one time Processor uses only 30 address lines A31 to A2 Generates address A31 A30 A3 A2 0 0 Access address is always a multiple of 4 = Memory management unit provides 4 bytes from addresses: A31 A30 A3 A2 0 0 A31 A30 A3 A2 0 1 A31 A30 A3 A2 1 0 A31 A30 A3 A2 1 1
25 25 Multiplexed DRAM Organization Use n/2 address lines for an n-bit memory chip Send address to chip in two transfer cycles Saves money in making chips Permits large inexpensive RAM Longer access time Example: 16 MB chip needs 24 address bits Multiplexing uses 12 address lines First, send Upper 12 bits of address Second, send Lower 12 bits of address
26 26 Internal Memory Chip Function RAS Row Address Strobe (first) CAS Column Address Strobe (second) RAS activates all columns in a row CAS chooses one column from selected row Chip response time spread over entire row RAS CAS bit Address = h RAS = 002 h CAS = 004 h
27 27 Interleaved Memory Arrange memory as an array of RAM chips Divide memory into banks (columns) Addressing one bank prepares next bank Chip response time distributed over banks Called burst mode read access A 1 A A n A n-1... A 2
28 28 RAM Chip Technologies Static RAM (SRAM) Several transistors per memory bit (flip-flop gates) Stable Fast and Expensive Dynamic RAM (DRAM) Capacitor and 1 transistor per memory bit Decays if not refreshed Slower and cheaper than DRAM Extended Data Out DRAM (EDO DRAM) Interleaved DRAM for faster data reads Synchronous DRAM (SDRAM) DRAM synchronized to system clock for faster reads RAMBUS (RDRAM) Fast proprietary type of SDRAM
29 29 Interrupts x86 has hardware/software interrupts 0 to 255 Software interrupts controlled by: Machine instruction INT int_number Fetches CS:IP vector from address int_number 4 Hardware interrupts controlled by: int_number on data bus signals D0 to D7 INTR (input control signal to processor) IRQ Interrupt Requests reserved for I/O hardware
30 30 Interrupt Controller Programmable Interrupt Controller (PIC) Pair of 8-input s in Master/Slave configuration Master controls Slave over Cascade Bus Master enables Slave outputs to processor data bus Receives 15 defined IRQs 8 interrupt inputs from Slave and 7 interrupt inputs from Master Translates IRQ into specific INTR, INT signals
31 31 Interrupt Controller Layout 8259 Master PIC IR 0 IR 1 IR 2 IR 3 IR 4 IR 5 IR 6 IR 7 INTR INT # INTR CPU D0 to D Slave PIC IR 0 IR 1 IR 2 IR 3 IR 4 IR 5 IR 6 IR 7 INTR INT # Cascade Bus
32 32 IRQ to CPU Hardware INT Table IRQ Line CPU Interrupt A (XT) cancelled (AT) 3 0B 4 0C 5 0D 6 0E 7 0F
33 33 DMA Direct Memory Access Peripheral device accesses memory directly No need for CPU to execute IN/OUT or MOV systems kernel instructions CPU can work cache with cache at the same bus ROM CPU time Used for large data transfers keyboard mouse DMA X-bus interrupt Real Time clock and timers etc memory subsystem ISA subsystem expansion bus audio graphics network RAM
34 34 DMA Operation CPU sets up DMA transfer with instruction to DMA Start address Number of bytes to transfer DMA Becomes master of data path (X-Bus to Bus Controller to Memory Bus) Transfers data between RAM and peripheral device IRQ at end of transfer CPU takes back control of the bus
35 35 Overview of PCI Bus
36 36 Review of Bus Evolution In ISA standard CPU talks to cache via local bus Cache talks to memory via memory bus CPU talks to bus adapter via local bus In VESA (Local Bus) standard Extension of ISA: CPU talks directly to graphics via local bus In PCI CPU talks to bus via local bus Bus (PCI bridge) talks to memory Bus talks to main system bus
37 37 PCI Features PCI standardizes: Peripheral I/O bus Memory bus (via bridge) Interrupt and DMA functions provided in bridge PCI peripheral devices can become bus master Expansion bus Fast PCI slots Slower ISA slots (before Pentium 4)
38 38 PCI Bus Speeds Bytes/cycle Bus Clock Transfer Speed Rate PCI MHz 133 MB/s PCI MB/s 66 MHz MB/s MB/s 66 MHz MB/s PCI-X MB/s 133 MHz GB/s MHz GB/s MHz GB/s Memory bus can multiply PCI rate for faster speeds Peripheral I/O bus can divide PCI rate for slower speeds
39 39 Basic PCI Organization PCI Host-to-Bus Bridge (bus ) ROM RAM CPU PCI (expansion) bus etc audio grap hics network ISA/EISA (Bridge) ISA/EISA bus ISA disk other ISA device
40 40 Accelerated Graphics Port (AGP) PCI Host-to-Bus Bridge (bus ) ROM RAM Dedicated path from PCI Bridge to display card CPU etc audio PCI (expansion) bus graphics network ISA/EISA (Bridge) Provides 525 MB/s graphics path for a 133 MHz PCI bus AGP at 525 MB/s for 133 MHz PCI ISA disk ISA/EISA bus other ISA device
41 41 System Boot Hardware system is started or reset Processor performs self-check Processor fetches instruction from address FFFF0h Address FFFF0h must point to ROM Address FFFF0h must contain a JMP instruction Target of JMP must be BIOS (in ROM) BIOS = BASIC INPUT/OUTPUT SYSTEM BIOS begins loading of Operating System ROM = Read Only Memory E 2 PROM = Electronically Erasable Programmable ROM
42 42 Basic Input/Output System (BIOS) Specific to individual computer hardware Provided by Chipset manufacturer Contains default hardware-dependent drivers Console display and keyboard (CON) Line printer (PRN) Auxiliary device (AUX) Date and time (CLOCK$) Boot disk device (block device)
43 43 Device Drivers Software routines for hardware devices Devices are controlled by electrical signals Device s convert received digital codes to electrical signals Device drivers convert user instructions into digital codes Device driver provides user with a standard interface of instructions Processor Instruction Device Controller Code Sequence Device
44 44 Device Drivers User program makes call to OS example: read file OS converts system call to instruction sequence Read file = open buffer, locate file on medium, go to sector, while not EOF {read byte to buffer} Driver converts instruction sequence to code sequence Read byte = 79 3F Processor sends code to and receives replies Read byte: OUT disk_port, 79 OUT disk_port, 3F IN disk_port, byte
45 45 Driver Types Resident Drivers built into the BIOS Installable Installed at System boot time Application run time Processes under UNIX/Linux DEVICE commands in CONFIG.SYS file (DOS) DLLs and VxDs under Windows
1 PC Hardware Basics Microprocessors II PC Hardware Basics Fall 2008 Hadassah College Dr. Martin Land
1 2 Basic Computer Ingredients Central Processing Unit (CPU) Usually a microprocessor Includes ALU, internal registers, control Cache Memory A copy of a small part of Main Memory Allows fast access to
More informationComputer Organization. 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)
More informationWilliam Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory Semiconductor Memory Types Semiconductor Memory RAM Misnamed as all semiconductor memory is random access
More informationOrganization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization 5.1 Semiconductor Main Memory
More informationComputer Maintenance. Unit Subtitle: Motherboards. Copyright Texas Education Agency, All rights reserved. 1
Computer Maintenance Unit Subtitle: Motherboards 1 Lesson Objectives Describe the function of the motherboard. Identify the different types of motherboards and their characteristics. Identify the main
More informationChapter 5 Internal Memory
Chapter 5 Internal Memory Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM) Read-write memory Electrically, byte-level Electrically Volatile Read-only memory (ROM) Read-only
More informationBasic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types
CSCI 4717/5717 Computer Architecture Topic: Internal Memory Details Reading: Stallings, Sections 5.1 & 5.3 Basic Organization Memory Cell Operation Represent two stable/semi-stable states representing
More informationCREATED BY M BILAL & Arslan Ahmad Shaad Visit:
CREATED BY M BILAL & Arslan Ahmad Shaad Visit: www.techo786.wordpress.com Q1: Define microprocessor? Short Questions Chapter No 01 Fundamental Concepts Microprocessor is a program-controlled and semiconductor
More informationLarge and Fast: Exploiting Memory Hierarchy
CSE 431: Introduction to Operating Systems Large and Fast: Exploiting Memory Hierarchy Gojko Babić 10/5/018 Memory Hierarchy A computer system contains a hierarchy of storage devices with different costs,
More informationComputers Are Your Future
Computers Are Your Future 2008 Prentice-Hall, Inc. Computers Are Your Future Chapter 6 Inside the System Unit 2008 Prentice-Hall, Inc. Slide 2 What You Will Learn... Understand how computers represent
More informationComputer Systems Organization
The IAS (von Neumann) Machine Computer Systems Organization Input Output Equipment Stored Program concept Main memory storing programs and data ALU operating on binary data Control unit interpreting instructions
More informationDigital System Design
Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University i Slide Set: 15 Date: March 30, 2009 Slide
More informationMemory classification:- Topics covered:- types,organization and working
Memory classification:- Topics covered:- types,organization and working 1 Contents What is Memory? Cache Memory PC Memory Organisation Types 2 Memory what is it? Usually we consider this to be RAM, ROM
More informationInternal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory
More informationEE414 Embedded Systems Ch 5. Memory Part 2/2
EE414 Embedded Systems Ch 5. Memory Part 2/2 Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview 6.1 introduction 6.2 Memory Write Ability and Storage
More informationComputers and Microprocessors. Lecture 34 PHYS3360/AEP3630
Computers and Microprocessors Lecture 34 PHYS3360/AEP3630 1 Contents Computer architecture / experiment control Microprocessor organization Basic computer components Memory modes for x86 series of microprocessors
More informationChapter 4 Main Memory
Chapter 4 Main Memory Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge of mathematics, science and engineering fundamentals
More informationComputer Organization
INF 101 Fundamental Information Technology Computer Organization Assistant Prof. Dr. Turgay ĐBRĐKÇĐ Course slides are adapted from slides provided by Addison-Wesley Computing Fundamentals of Information
More informationThe Memory Component
The Computer Memory Chapter 6 forms the first of a two chapter sequence on computer memory. Topics for this chapter include. 1. A functional description of primary computer memory, sometimes called by
More information7/28/ Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc.
Technology in Action Technology in Action Chapter 9 Behind the Scenes: A Closer Look a System Hardware Chapter Topics Computer switches Binary number system Inside the CPU Cache memory Types of RAM Computer
More informationReview Questions on Computer Basics
Review Questions on Computer Basics 1. Distinguish between and define (see glossary in Maxfield and Brown s Bebop Bytes Back for the definition of terms not found in Andrews A Guide to Managing and Maintaining
More informationInput/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture
168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU
More informationPC I/O. May 7, Howard Huang 1
PC I/O Today wraps up the I/O material with a little bit about PC I/O systems. Internal buses like PCI and ISA are critical. External buses like USB and Firewire are becoming more important. Today also
More informationTechnology in Action
Technology in Action Chapter 9 Behind the Scenes: A Closer Look at System Hardware 1 Binary Language Computers work in binary language. Consists of two numbers: 0 and 1 Everything a computer does is broken
More informationChapter No. 1. Motherboard & its Components
Chapter No. 1 Motherboard & its Components What is Motherboard? The main circuit board of a microcomputer. The motherboard contains the connectors for attaching additional boards. It contains the CPU,
More informationChapter 9: A Closer Look at System Hardware
Chapter 9: A Closer Look at System Hardware CS10001 Computer Literacy Chapter 9: A Closer Look at System Hardware 1 Topics Discussed Digital Data and Switches Manual Electrical Digital Data Representation
More informationChapter 9: A Closer Look at System Hardware 4
Chapter 9: A Closer Look at System Hardware CS10001 Computer Literacy Topics Discussed Digital Data and Switches Manual Electrical Digital Data Representation Decimal to Binary (Numbers) Characters and
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 28, 2017 at 14:31 CS429 Slideset 18: 1 Random-Access Memory
More informationTABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE KEY FEATURES PERFORMANCE LIST BLOCK DIAGRAM...
Table of Contents TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE... 1-1 1.2. KEY FEATURES... 1-1 1.3. PERFORMANCE LIST... 1-3 1.4. BLOCK DIAGRAM... 1-4 1.5. INTRODUCE THE PCI - BUS... 1-5 1.6. FEATURES...
More informationConcept of Memory. The memory of computer is broadly categories into two categories:
Concept of Memory We have already mentioned that digital computer works on stored programmed concept introduced by Von Neumann. We use memory to store the information, which includes both program and data.
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: April 9, 2018 at 12:16 CS429 Slideset 17: 1 Random-Access Memory
More informationCS 261 Fall Mike Lam, Professor. Memory
CS 261 Fall 2016 Mike Lam, Professor Memory Topics Memory hierarchy overview Storage technologies SRAM DRAM PROM / flash Disk storage Tape and network storage I/O architecture Storage trends Latency comparisons
More informationStorage Technologies and the Memory Hierarchy
Storage Technologies and the Memory Hierarchy 198:231 Introduction to Computer Organization Lecture 12 Instructor: Nicole Hynes nicole.hynes@rutgers.edu Credits: Slides courtesy of R. Bryant and D. O Hallaron,
More informationComputer Memory. Textbook: Chapter 1
Computer Memory Textbook: Chapter 1 ARM Cortex-M4 User Guide (Section 2.2 Memory Model) STM32F4xx Technical Reference Manual: Chapter 2 Memory and Bus Architecture Chapter 3 Flash Memory Chapter 36 Flexible
More informationCMSC 313 Lecture 26 DigSim Assignment 3 Cache Memory Virtual Memory + Cache Memory I/O Architecture
CMSC 313 Lecture 26 DigSim Assignment 3 Cache Memory Virtual Memory + Cache Memory I/O Architecture UMBC, CMSC313, Richard Chang CMSC 313, Computer Organization & Assembly Language Programming
More informationIntroduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the
More informationSTANDARD I/O INTERFACES
STANDARD I/O INTERFACES The processor bus is the bus defied by the signals on the processor chip itself. Devices that require a very high-speed connection to the processor, such as the main memory, may
More informationIntroduction CHAPTER 1
CHAPTER 1 Introduction The ACTI-777 all-in-one single board computer is designed to fit a high performance Pentium-III FC-PGA based CPU and compatible for high-end computer system application with PCI/ISA
More informationHomeschool Enrichment. The System Unit: Processing & Memory
Homeschool Enrichment The System Unit: Processing & Memory Overview This chapter covers: How computers represent data and programs How the CPU, memory, and other components are arranged inside the system
More informationFUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER
FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER Components of a personal computer - Summary Computer Case aluminium casing to store all components. Motherboard Central Processor Unit (CPU) Power supply
More informationIntroduction read-only memory random access memory
Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts
Hardware/Software Introduction Chapter 5 Memory Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 1 2 Introduction Memory:
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction
Hardware/Software Introduction Chapter 5 Memory 1 Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 2 Introduction Embedded
More information10 Input and output in von Neumann s Computer selected themes
COMPUTER ARCHITECTURE 10 Input and output in von Neumann s Computer selected themes RA - 3 2018, Škraba, Rozman, FRI 10. Input and output in von Neumann s computer I/O devices are used to convert information
More informationChapter No. 1 Motherboard & its Components
What is Motherboard? Chapter No. 1 Motherboard & its Components The main circuit board of a microcomputer. The motherboard contains the connectors for attaching additional boards. It contains the CPU,
More informationIntroduction CHAPTER 1
CHAPTER 1 Introduction The ACTI-788 all-in-one single board computer is designed to fit a high performance Celeron based CPU and compatible for high-end computer system application with PCI/ISA bus architecture.
More informationTABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6EX 1.1. PREFACE KEY FEATURES PERFORMANCE LIST...
6EX TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II Processor & AGP...1-4 1.6 What is AGP?...
More informationThis chapter tells how to configure the system by setting the BIOS parameters. 3.1 Entering the AMI BIOS Setup
Chapter 3 AMI BIOS This chapter tells how to configure the system by setting the BIOS parameters. 3.1 Entering the AMI BIOS Setup To enter the AMI BIOS Setup, press appears as shown below.. The AMI BIOS
More informationTech Note #51 Title: Setting BIOS settings in Orion Motion Controllers Date: April 24, 2003
19 Linden Park, Rochester, NY 14625 (585) 385-3520 Fax (585) 385-5999 Tech Note #51 Title: Setting BIOS settings in Orion Motion Controllers Date: April 24, 2003 Orion motion controllers use a PC motherboard
More informationWilliam Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory The basic element of a semiconductor memory is the memory cell. Although a variety of
More informationChapter 8: Input and Output. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V.
8-1 Principles of Computer Architecture Miles Murdocca and Vincent Heuring 8-2 Chapter Contents 8.1 Simple Bus Architectures 8.2 Bridge-Based Bus Architectures 8.3 Communication Methodologies 8.4 Case
More informationIntroduction to the Personal Computer
Introduction to the Personal Computer 2.1 Describe a computer system A computer system consists of hardware and software components. Hardware is the physical equipment such as the case, storage drives,
More informationA Smart Port Card Tutorial --- Hardware
A Smart Port Card Tutorial --- Hardware John DeHart Washington University jdd@arl.wustl.edu http://www.arl.wustl.edu/~jdd 1 References: New Links from Kits References Page Intel Embedded Module: Data Sheet
More informationCourse Code CW-4-G Subject CHM (17428) Subject Teacher Mr. Pise S. P. Topic-1- Motherboard & It s Components
Specific Objectives 1.1 CPU Concept like address lines, data lines, internal registers. 1.2 Modes of operation of CPU Real mode, IA-32 mode, IA-32 Virtual Real Mode. 1.3 Process Technologies, Dual Independent
More informationModule 1. Introduction. Version 2 EE IIT, Kharagpur 1
Module 1 Introduction Version 2 EE IIT, Kharagpur 1 Lesson 3 Embedded Systems Components Part I Version 2 EE IIT, Kharagpur 2 Structural Layout with Example Instructional Objectives After going through
More informationPhoenix Technologies, Ltd.
Phoenix Technologies, Ltd. AwardBIOS Version 4.51PG Post Codes & Error Messages Table of Contents POST Codes - 2 Error Messages - 7 ----------------------------------------------- Proprietary Notice and
More informationChapter 1: Motherboard & Its Components
Specific Objectives Chapter 1: Motherboard & Its Components 1.1 CPU Concept like address lines, data lines, internal registers. 1.2 Modes of operation of CPU Real mode, IA-32 mode, IA-32 Virtual Real Mode.
More informationArchitecture of Computers and Parallel Systems Part 2: Communication with Devices
Architecture of Computers and Parallel Systems Part 2: Communication with Devices Ing. Petr Olivka petr.olivka@vsb.cz Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems
More informationThe Central Processing Unit
The Central Processing Unit All computers derive from the same basic design, usually referred to as the von Neumann architecture. This concept involves solving a problem by defining a sequence of commands
More informationOrganisasi Sistem Komputer
LOGO Organisasi Sistem Komputer OSK 5 Input Output 1 1 PT. Elektronika FT UNY Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats
More informationAdvanced Parallel Architecture Lesson 4 bis. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 4 bis Annalisa Massini - 2014/2015 Internal Memory RAM Many memory types are random access individual words of memory are directly accessed through wired-in addressing
More informationProviding Fundamental ICT Skills for Syrian Refugees PFISR
Yarmouk University Providing Fundamental ICT Skills for Syrian Refugees (PFISR) Providing Fundamental ICT Skills for Syrian Refugees PFISR Dr. Amin Jarrah Amin.jarrah@yu.edu.jo Objectives Covered 1.1 Given
More informationBasics DRAM ORGANIZATION. Storage element (capacitor) Data In/Out Buffers. Word Line. Bit Line. Switching element HIGH-SPEED MEMORY SYSTEMS
Basics DRAM ORGANIZATION DRAM Word Line Bit Line Storage element (capacitor) In/Out Buffers Decoder Sense Amps... Bit Lines... Switching element Decoder... Word Lines... Memory Array Page 1 Basics BUS
More informationLecture 23. Finish-up buses Storage
Lecture 23 Finish-up buses Storage 1 Example Bus Problems, cont. 2) Assume the following system: A CPU and memory share a 32-bit bus running at 100MHz. The memory needs 50ns to access a 64-bit value from
More informationI/O Built-in PCI LOCAL BUS SYSTEM BOARD
PENTIUM I/O Built-in PCI LOCAL BUS SYSTEM BOARD Your User-friendly Guide! System Board Specification Supports Intel 75, 90, 100, 120, 133, 150, 166, 180, 200 MHz PENTIUM CPU. Flash BIOS architecture, can
More informationComputer Fundamentals and Operating System Theory. By Neil Bloomberg Spring 2017
Computer Fundamentals and Operating System Theory By Neil Bloomberg Spring 2017 INTRODUCTION This presentation will cover the fundamentals of Computer Operating Systems as a layered architecture using
More informationk -bit address bus n-bit data bus Control lines ( R W, MFC, etc.)
THE MEMORY SYSTEM SOME BASIC CONCEPTS Maximum size of the Main Memory byte-addressable CPU-Main Memory Connection, Processor MAR MDR k -bit address bus n-bit data bus Memory Up to 2 k addressable locations
More informationUNIT-3 PC HARDWARE OVERVIEW PART A
UNIT-3 PC HARDWARE OVERVIEW PART A 1. What is the advance in PC design in various aspects? The PC design has undergone advances in various aspects: Microprocessor used. Peripheral devices supported. Hardware
More informationMark Redekopp, All rights reserved. EE 352 Unit 10. Memory System Overview SRAM vs. DRAM DMA & Endian-ness
EE 352 Unit 10 Memory System Overview SRAM vs. DRAM DMA & Endian-ness The Memory Wall Problem: The Memory Wall Processor speeds have been increasing much faster than memory access speeds (Memory technology
More informationIntroduction To Computer Hardware. Hafijur Rahman
Introduction To Computer Hardware Lecture 2 Hafijur Rahman What is a Computer? A computer is an electronic device, which can input, process, and output data. input processing output A computer is a machine
More informationThis page intentionally left blank
This page intentionally left blank 216 THE DIGITAL LOGIC LEVEL CHAP. 3 and in 1995, 2.1 came out. 2.2 has features for mobile computers (mostly for saving battery power). The bus runs at up to 66 MHz and
More informationComputer Organization ECE514. Chapter 5 Input/Output (9hrs)
Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge
More informationIntroduction CHAPTER 1
CHAPTER 1 Introduction The ROBO-667 all-in-one single board computer is designed to fit a high performance Pentium-III based CPU and compatible for high-end computer system with PCI/ISA Bus architecture.
More informationCS 33. Memory Hierarchy I. CS33 Intro to Computer Systems XVI 1 Copyright 2016 Thomas W. Doeppner. All rights reserved.
CS 33 Memory Hierarchy I CS33 Intro to Computer Systems XVI 1 Copyright 2016 Thomas W. Doeppner. All rights reserved. Random-Access Memory (RAM) Key features RAM is traditionally packaged as a chip basic
More informationChapter One. Introduction to Computer System
Principles of Programming-I / 131101 Prepared by: Dr. Bahjat Qazzaz -------------------------------------------------------------------------------------------- Chapter One Introduction to Computer System
More informationLectures More I/O
Lectures 24-25 More I/O 1 I/O is slow! How fast can a typical I/O device supply data to a computer? A fast typist can enter 9-10 characters a second on a keyboard. Common local-area network (LAN) speeds
More informationRandom Access Memory (RAM)
Random Access Memory (RAM) best known form of computer memory. "random access" because you can access any memory cell directly if you know the row and column that intersect at that cell. 72 Magnetic-core
More informationCeleron EPIC Computer with GUI and Dual Ethernet SBC4685
Celeron EPIC Computer with GUI and Dual SBC4685 Features Ready to run Celeron/Pentium III computer Color flat-panel support Four serial ports CAN Bus interface PC/104 & PC/104-Plus expansion The SBC4685
More informationSmart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab Washington University in St.
Smart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab William N. Eatherton 1 Design Goals For several Gigabit Switch related projects, a processing
More informationStrongARM** SA-110/21285 Evaluation Board
StrongARM** SA-110/21285 Evaluation Board Brief Datasheet Product Features Intel offers a StrongARM** SA-110/21285 Evaluation Board (EBSA-285) that provides a flexible hardware environment to help manufacturers
More informationComputer Hardware Trouble Shooting or The computer won t work!!! Now what am I going to do?
Computer Hardware Trouble Shooting or The computer won t work!!! Now what am I going to do? Basic steps for diagnosing computer problems: 1. Look and listen the computer will give you some hints about
More informationCS650 Computer Architecture. Lecture 9 Memory Hierarchy - Main Memory
CS65 Computer Architecture Lecture 9 Memory Hierarchy - Main Memory Andrew Sohn Computer Science Department New Jersey Institute of Technology Lecture 9: Main Memory 9-/ /6/ A. Sohn Memory Cycle Time 5
More informationQUIZ Ch.6. The EAT for a two-level memory is given by:
QUIZ Ch.6 The EAT for a two-level memory is given by: EAT = H Access C + (1-H) Access MM. Derive a similar formula for three-level memory: L1, L2 and RAM. Hint: Instead of H, we now have H 1 and H 2. Source:
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 5: Zeshan Chishti DRAM Basics DRAM Evolution SDRAM-based Memory Systems Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science
More informationChapter 5. Internal Memory. Yonsei University
Chapter 5 Internal Memory Contents Main Memory Error Correction Advanced DRAM Organization 5-2 Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory(ram) Read-write
More informationBTEC Level 3 Unit 2. Computer Components
BTEC Level 3 Unit 2 1 Computer Components Stores: The Operating System Application files User data 3.5 inch units in servers and desktops 2.5 inch units in notebooks and external drives Computer Components
More informationComputer Memory Basic Concepts. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University
Computer Memory Basic Concepts Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University The Memory Component The memory stores the instructions and data for an
More informationI/O. Fall Tore Larsen. Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum)
I/O Fall 2011 Tore Larsen Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum) Big Picture Today we talk about I/O characteristics interconnection devices & controllers (disks
More informationI/O. Fall Tore Larsen. Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum)
I/O Fall 2010 Tore Larsen Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum) Big Picture Today we talk about I/O characteristics interconnection devices & controllers (disks
More informationCLK. Slot1 VIA ATX Mainboard. User s Manual 4
2.1. Mainboard Layout Drawing CLK AGP 1 H14.318 Slot1 VIA693-133 ATX Mainboard ISA2 ISA1 User s Manual 4 2.2. Hardware Installation Steps 2.2.1. Installing System Memory The mainboard is equipped with
More informationMicroprocessors and Microcontrollers (EE-231)
Microprocessors and Microcontrollers (EE-231) Main Objectives 8088 and 80188 8-bit Memory Interface 8086 t0 80386SX 16-bit Memory Interface I/O Interfacing I/O Address Decoding More on Address Decoding
More informationINSTITUTO SUPERIOR TÉCNICO. Architectures for Embedded Computing
UNIVERSIDADE TÉCNICA DE LISBOA INSTITUTO SUPERIOR TÉCNICO Departamento de Engenharia Informática Architectures for Embedded Computing MEIC-A, MEIC-T, MERC Lecture Slides Version 3.0 - English Lecture 16
More informationDVD :50 PM Page 1 BIOS
99 0789729741 DVD 3.07 06 09 2003 1:50 PM Page 1 BIOS 99 0789729741 DVD 3.07 06 09 2003 1:50 PM Page 2 2 BIOS AMI BIOS POST Checkpoint Codes Table 1 AMI BIOS POST Checkpoint Codes for All AMI BIOS Products
More informationMemory System Overview. DMA & Endian-ness. Technology. Architectural. Problem: The Memory Wall
The Memory Wall EE 357 Unit 13 Problem: The Memory Wall Processor speeds have been increasing much faster than memory access speeds (Memory technology targets density rather than speed) Large memories
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science ã Cengage Learning Objectives After studying this chapter, the student should be able to: q List the three subsystems of a computer. q Describe
More informationAbout the Presentations
About the Presentations The presentations cover the objectives found in the opening of each chapter. All chapter objectives are listed in the beginning of each presentation. You may customize the presentations
More informationECSE-2610 Computer Components & Operations (COCO)
ECSE-2610 Computer Components & Operations (COCO) Part 18: Random Access Memory 1 Read-Only Memories 2 Why ROM? Program storage Boot ROM for personal computers Complete application storage for embedded
More informationMemory Pearson Education, Inc., Hoboken, NJ. All rights reserved.
1 Memory + 2 Location Internal (e.g. processor registers, cache, main memory) External (e.g. optical disks, magnetic disks, tapes) Capacity Number of words Number of bytes Unit of Transfer Word Block Access
More informationLast class: Today: Course administration OS definition, some history. Background on Computer Architecture
1 Last class: Course administration OS definition, some history Today: Background on Computer Architecture 2 Canonical System Hardware CPU: Processor to perform computations Memory: Programs and data I/O
More informationUnderstanding Bus Architectures
Understanding Bus Architectures 103 As a result, the Extended Industry Standard Architecture (EISA) was developed as a 16- and 32-bit architecture. The big advantage to EISA is that it maintains support
More information