A New List Decoding Algorithm for Short-Length TBCCs With CRC

Size: px
Start display at page:

Download "A New List Decoding Algorithm for Short-Length TBCCs With CRC"

Transcription

1 Received May 15, 2018, accepted June 11, 2018, date of publication June 14, 2018, date of current version July 12, Digital Object Identifier /ACCESS A New List Decoding Algorithm for Short-Length TBCCs With CRC JAE-WON KIM, JUN-WOO TAK, HEE-YOUL KWAK, AND JONG-SEON NO, (Fellow, IEEE) Department of Electrical and Computer Engineering, INMC, Seoul National University, Seoul 08826, South Korea Corresponding author: Jae-Won Kim (kjw702@ccl.snu.ac.kr) This work was supported by the National Research Foundation of Korea through the Korean Government (MSIP) under Grant NRF-2016R1A2B ABSTRACT In this paper, a new list decoding algorithm for tail-biting convolutional codes (TBCCs) with a cyclic redundancy check (CRC) is proposed, where the CRC is considered as a concatenated outer code. The main idea of the proposed algorithm is to modify the list decoding procedure of the TBCC by using the CRC. Two algorithms are proposed for the list decoding of the TBCC with the CRC. The first proposed algorithm is a new initial state estimating algorithm using re-encoded CRC bits and having the low computational complexity. The other proposed algorithm is a modified list Viterbi algorithm, where trellis paths are fixed by re-encoded CRC bits and some CRC bits are used for the error correction. For the TBCC concatenated with the CRC code defined in the long-term evolution standard, the proposed decoding scheme by partially using CRC bits outperforms the conventional list decoding algorithms for the list size L = 4 even though the proposed algorithm has the lower decoding complexity. INDEX TERMS Cyclic redundancy check (CRC), list decoding algorithm, list Viterbi algorithm (LVA), tail-biting convolutional codes (TBCCs), Viterbi algorithm. I. INTRODUCTION Convolutional codes have been widely used since the maximum likelihood (ML) decoding method which estimates the trellis path with the low complexity was proposed by Viterbi, called Viterbi algorithm [1]. When encoding convolutional codes conventionally, the all zero bit sequence is padded and thus the initial state and the final state of the convolutional codes are fixed to the all zero state. However, padding the additional zero bit sequence causes rate loss of the convolutional code. To deal with this problem, a tailbiting convolutional code (TBCC) was proposed [2] and its decoding method was researched [3]. Since the initial state of the TBCC is unknown, several decoding algorithms for the TBCC have been studied. Since the ML decoder performing Viterbi decoding for each initial state requires the very large decoding complexity, there are a lot of researches on reducing the computational complexity [4] [8]. The wrap-around Viterbi algorithm and the bidirectional Viterbi algorithm were proposed in [9] and the reverse trellis algorithm was also proposed in [10]. In order to improve the decoding performance of the TBCC, a list Viterbi algorithm (LVA) was proposed, which generates multiple codeword candidates instead of one codeword [11]. The TBCC with cyclic redundancy check (CRC) is used as a standard for the Long-Term Evolution (LTE) system, where the CRC can be considered as a concatenated outer code. Furthermore, the short-length TBCC with CRC had been considered as a standard candidate for the control channel of the 5G cellular system. The decoding method using the LVA and the CRC was studied for the TBCC with CRC [12], where the initial state should be estimated before the decoding procedure because of the nature of the TBCC whose initial state is not known. Initial state estimating algorithms of TBCCs were studied in [13] [15] and the undetected error probability of concatenated coding systems was studied in [16] and [17]. In this paper, we first propose a method to effectively estimate the initial state of the TBCC with CRC using the structural characteristics of the CRC. Next, we propose a decoding method partially using the CRC bits in the LVA to improve the block error rate (BLER) performance. This paper is organized as follows. The system model and the background knowledges are given in Section II. A new initial state estimating method and a modified LVA for the TBCC with CRC are given in Section III. In Section IV, the simulation results of the proposed list decoding algorithms are compared with those of the existing list VOLUME 6, IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See for more information

2 decoding algorithms. In Section V, some future work is listed. Finally, conclusions are given in Section VI. II. SYSTEM MODEL AND BACKGROUND A. TBCC WITH CRC The TBCC with CRC in the LTE standard [18] can be considered as a concatenated code of the TBCC and the CRC code. The inner code is the TBCC of the code rate 1/3, the number of memories m = 6, and generator polynomials (133, 171, 165) in the octal format. The outer code is the CRC code of length r = 16 (CRC-16-CCITT, the generator polynomial x 16 +x 12 +x 5 +1). The rate matching is conducted based on the circular buffer and interleaving is used as in the LTE standard. B. LIST DECODING ALGORITHMS FOR TBCC WITH CRC List decoding algorithms [19], [20] for the TBCC concatenated with the CRC code consist of three steps, where the list size is L. First, the L s initial state candidates should be selected. Second, for each initial state candidate, perform the LVA, which produces L c codeword candidates [11]. Last, select the best L out of L s L c codeword candidates and the codeword having the lowest path metric value and satisfying the CRC is selected for the final decoding output. If all of the L codeword candidates do not satisfy the CRC, the decoding failure or erasure is declared. In the LVA, there are three kinds of list Viterbi decoding methods, that is, sequential decoding, parallel decoding, and per-stage decoding. Among these, the parallel LVA is concerned in this paper, where the best L trellis paths are selected among 2L paths at each state. The overall system model of the TBCC with CRC in this paper is summarized in Fig. 1. III. PROPOSED ALGORITHMS Two algorithms are proposed for the list decoding of the TBCC concatenated with the CRC code. The first one is a new initial state estimating algorithm using the CRC code. The other one is a modified LVA which fixes trellis paths in the stages of CRC bits. A. NEW INITIAL STATE ESTIMATING ALGORITHM In this section, a new initial state estimating algorithm with the low computational complexity is proposed. The purpose of the proposed initial state estimating algorithm is to reduce the computational complexity with the minor performance degradation. Specifically, the proposed algorithm has the similar performance to that in [20] but has the lower computational complexity. Since the purpose of this step (Step 1 in Section II-B) is to find initial state candidates, it is not needed to find the correct codeword. In fact, it is enough to find the last m bits of input messages of the TBCC (i.e. the last m bits of the CRC bits) because the initial state of the TBCC is determined by them, where it is assumed that m is less than or equal to the CRC size as in the LTE standard. The main idea of the proposed algorithm is to estimate the initial state of the TBCC by using the CRC. If we have reliable information bits and do CRC re-encoding with these information bits, the last m bits of the re-encoded CRC bits will also be reliable as the signal to noise ratio (SNR) goes high. Thus, we can estimate the last m bits of input messages of the TBCC encoder by reliably decoding the information bits and CRC re-encoding. Algorithm 1 A New Initial State Estimating Algorithm Input: The received sequence, information size, code rate, CRC code generator polynomial, TBCC generator polynomials, and L s. Output: L s initial state candidates. Step 1) Select the starting point of the Viterbi decoding in the trellis diagram of the TBCC as the first parity bit of CRC and repeat the Viterbi decoding over the trellis diagram twice. Step 2) The information bits are obtained by tracebacking the path of the state having the lowest path metric value at stage a in Fig. 2 (a red straight line in Fig.2). Step 3) CRC re-encoding is performed with the decoded information bits and the last m bits of the reencoded CRC bits are checked if they match the state reached by traceback in the decoding process (a red dotted circle in Fig. 2). Step 4) If they are matched, select the state reached by traceback as an initial state candidate. If they are not matched, the state is not selected as an initial state candidate. Do the same process for the states at stage a in order of the states having the lower path metric values until there are L s initial state candidates. Step 5) If L s initial state candidates are not selected after the above process, a circular Viterbi decoding algorithm is applied to the trellis of the additional stages of CRC bits and the states are added to the initial state candidate group in order of the path metric values at stage b (a green straight circle at stage b in Fig. 2). The TBCC can be decoded from any stage of the trellis diagram and the bits located in the initial part of the trellis diagram are likely to be erroneous. Thus, we select the starting point of the Viterbi decoding in the trellis diagram of the TBCC as the first parity bit of CRC as in Fig. 2 because we do not need the first r m bits of CRC for the initial state estimation. To obtain reliable information bits, we repeat the Viterbi decoding over the trellis diagram twice and have the additional stages of CRC bits. In the trellis boundaries, each path metric value is not initialized as 0 and thus retain its value. The detailed description of the proposed algorithm is given in Algorithm 1. In Algorithm 1, it can be an initial state with a high probability if the last m bits of the re-encoded CRC bits from the decoded information bits match the state reached VOLUME 6, 2018

3 J.-W. Kim et al.: New List Decoding Algorithm for Short-Length TBCCs With CRC FIGURE 1. The overall system model of the TBCC with CRC. FIGURE 2. The repeated trellis diagram of the proposed initial state estimating algorithm for the TBCC with CRC. by tracebacking the information bits in the decoding process. If there are less than Ls states satisfying this condition, we just select the states in order of the lower path metric values at the last stage of the trellis. Table 1 shows the probabilities that the actual initial state exists in the initial state candidates obtained from Algorithm 1, where binary phase shift keying (BPSK) is assumed and Ls = 4. In addition, the probability that the actual initial state exists in the initial state candidates obtained from Step 4 of Algorithm 1 is also listed. It can be noted that most of actual initial states are selected by CRC re-encoding in Algorithm 1. Fig. 3 shows the error probabilities that the initial state estimating algorithms do not find the correct initial state, where the information size is 48, Ls = 4, and the Chen-Sundberg (CS) algorithm in [19] is the optimal exhaustive search algorithm which needs the very high computational complexity. From Fig. 3, Algorithm 1 has the similar performance to that in [20] even though Algorithm 1 has the lower computational complexity, which will be explained in Section IV. TABLE 1. The probabilities that the actual initial state exists in the initial state candidates for Ls = 4. FIGURE 3. The error probabilities that the initial state estimating algorithms do not find the correct initial state, where the information size is 48 and Ls = 4. B. MODIFIED LVA After estimating Ls initial state candidates, the LVA is applied to each initial state candidate (Step 2 in Section II-B). As described earlier, the conventional parallel LVA selects L paths for each state and selects Lc codeword candidates in VOLUME 6,

4 order of path metric values at the last stage. After performing the LVA for each initial state candidate, the conventional list decoding algorithm selects the best L out of L s L c and the final decoding output is the decoded information bits of the codeword candidate having the lowest path metric value and satisfying the CRC. CRC is usually used to detect the errors in the decoded output but the CRC can also be used in the error correction as in [21], where the syndrome decoding is considered for the CRC. Since the required error detecting capability of the decoder can be changed based on system constraints and parameters such as the channel SNR, it may not be effective to use the CRC only for error detection of the decoded codewords. Algorithm 2 A Modified LVA Input: The received sequence, information size k, code rate, CRC code generator polynomial, TBCC generator polynomials, initial state, L c, t, and list size L. Output: L c codeword candidates. Step 1) Perform the conventional LVA up to stage k + t. Step 2) Traceback the surviving paths at stage k + t to obtain information bits and do CRC re-encoding for each information bit sequence. Step 3) Based on the re-encoded CRC bits, extend the fixed trellis paths after stage k +t and calculate the path metric values for the fixed trellis paths ended in the corresponding initial state. For extended paths which do not end in the corresponding initial state, those paths are discarded. Step 4) The output list consists of L c codeword candidates, which are selected in order of trellis paths having the lower path metric values. Instead of using the CRC only for the error detection of the decoded codewords, we propose a method to fix trellis paths in stages of the CRC bits using the re-encoded CRC bits as in Fig. 4(b) to find a more reliable codeword candidate. Let k be the number of information bits and t (0 t r = 16) be the number of first CRC bits processed by the LVA. The conventional LVA selects L paths among 2L paths for each state in order of path metric values to the end of the trellis. However, in the proposed method, when the LVA is proceeded up to stage k + t, CRC re-encoding is performed with the decoded information bits by traceback for each surviving path at stage k + t. Then, each surviving path at stage k + t is extended based on the last r t reencoded CRC bits after stage k + t and the path metric values are further calculated for the fixed trellis paths ended in the corresponding initial state. For the extended paths which do not end in the corresponding initial state, those paths are discarded. It is noted that although we enforce those paths to end in the corresponding initial state, those paths do not satisfy the CRC because the extended path is based on the CRC. FIGURE 4. The example of the modified LVA for L = 2: (a) The conventional LVA. (b) The modified LVA. If the path does not satisfy the CRC, it is never selected as the final decoding output of the list decoding algorithm and thus that path can be discarded. In the proposed LVA, the process of selecting L out of 2L for each state after stage k + t is omitted. The detailed description of the proposed LVA is given in Algorithm 2. From Algorithm 2, we can prevent an error event that a true codeword with a slightly poor path metric value satisfying the CRC is not selected due to an erroneous codeword unsatisfying the CRC with a better path metric value. Finally, CRC check can be done by using the decoded t CRC bits at the last part of the list decoding algorithm. For the list decoding algorithm using the proposed LVA with t and the list size L, there are L TBCC codeword candidates and only the first t bits of the CRC part of each TBCC codeword candidate can detect the errors because remaining r t bits always satisfy the CRC. Then, the error detection probability (i.e. the probability that t bits of the CRC part of each TBCC codeword candidate do not satisfy the CRC given that each TBCC codeword candidate is incorrect) can be approximated as (1 1 2 t ) L and the miss detection probability (i.e. there is at least one TBCC codeword candidate that t bits of the CRC part satisfy the CRC given that each TBCC codeword candidate is incorrect) can be approximated as 1 (1 1 2 t ) L. Thus, the proper value of t can be selected from the required error detecting capability. If the channel SNR is sufficiently large and thus the probability that the incorrect TBCC codeword is selected is low, the small error detection capability is needed and we can choose the small value of t to improve the BLER performance VOLUME 6, 2018

5 IV. ANALYSIS OF PROPOSED ALGORITHMS A. COMPARISON OF COMPLEXITY There are many algorithms dealing with initial state estimating methods for the list decoding algorithm [12], [19], [20], [22], [23]. Among them, the CS algorithm in [19] is the optimal exhaustive search algorithm. Since the purpose of the proposed initial state estimating algorithm is reducing the computational complexity and the algorithm in [20] has the lowest computational complexity among them, we select an initial state estimating algorithm by QUALCOMM [20] for complexity comparison of the proposed one. We also compare the computational complexity between the conventional LVA and the proposed LVA. The initial state estimating algorithm in [20] repeats the trellis diagram three times and performs a circular Viterbi algorithm to find the reliable trellis path for the initial state estimation. Let s be the number of the soft decision bits and the path metric bits used in the Viterbi operation and assume that comparison between two path metric values are s times more complex than comparison between two values of one bit. Based on the bit operation, we compute the complexity of addition and subtraction between two values of c bits as c. We also compute the complexity of one operation of addition modulo 2 as 1. Then, the computed complexity is higher than the actual complexity for CRC re-encoding. Also, we compute the sorting complexity of d variables as ( d 2). First, we consider the computational complexities of the proposed initial state estimating algorithm and the initial state estimating algorithm by QUALCOMM. The proposed initial state estimating method performs addition and comparison of the path metric values for 2k + 3r stages, sorting path metric values in stage a and the last stage in Fig. 2, CRC re-encoding for information bit sequences, and checking the last m = 6 reencoded CRC bits for each information bit sequence. Based on the bit operation, the computational complexities of each process are (2k + 3r) 2 m+1 s, (2k + 3r) 2 m s, 2 ( 2 m ) 2 s, 2 m 2k, and 2 m m, respectively, where the average case for CRC re-encoding is assumed. The initial state estimating method by QUALCOMM performs addition and comparison of the path metric values for 3k +3r stages and sorting path metric values in the last stage. Based on the bit operation, the computational complexities of ( each process are (3k + 3r) 2 m+1 s, (3k + 3r) 2 m s, and 2 m) 2 s, respectively. The complexity ratio of Algorithm 1 to that in [20] is 88.6%, 84.2%, and 81.6% for k = 32, 48, 64, respectively, where s = 6. Next, we compute the computational complexities of the proposed LVA and the conventional LVA. The proposed LVA performs addition and sorting of the path metric values for k+t stages, CRC re-encoding 2 m L information bit sequences, checking the last m re-encoded CRC bits, the path metric value addition for the fixed paths, and sorting z path metric values at the last stage, where z is the number of the fixed paths ended in the corresponding initial state. Based on the bit operation, the computational complexities of each process are 2 m+1 L(k + t)s, 2 m (k + t)s ( 2L) 2, 2 m L 2k, 2 m L m, (r t)zs, and ( z 2) s, respectively, where the average case for CRC re-encoding is assumed. The conventional LVA performs addition and sorting of the path metric values for k + r stages. Based on the bit operation, the computational complexities of each process are 2 m+1 ksl + ((r m) 2 m m + 2 m )sL and ( 2 m ks + ((r m) 2 m + 2 m m )s ) ( 2L ) 2, respectively. The complexity ratio of Algorithm 2 to the conventional LVA is 77.5%, 84.6%, and 88.7% for k = 32, 48, 64, respectively, where s = 6, L = 4, t = 0, and expectation of 16z + ( z 2) is calculated by simulation. Note that the complexity comparison for the last part of the list decoding algorithm, that is, selecting the final decoding output satisfying CRC is ignored because that complexity of the conventional list decoding algorithm is obviously higher than that of the proposed list decoding algorithm. The computational complexities of all algorithms corresponding to the first and second steps of the list decoding algorithm are summarized in Table 2. TABLE 2. The computational complexities of the algorithms based on the bit operation for m = 6 and r = 16. B. SIMULATION RESULTS We simulate the TBCC concatenated with the CRC-16 code as mentioned in Section II based on the LTE standard [18], where BPSK is assumed. The BLER is calculated including both detected errors and undetected errors. For the message lengths 32, 48, 64 and the code rates 1/3, 1/6, the proposed list decoding algorithm using the initial state estimating method as Algorithm 1 and the modified LVA (Algorithm 2), denoted as Prop. LVA-Init. outperforms or is similar in performance to the conventional list decoding algorithm using the initial state estimating method by QUALCOMM and the conventional LVA, denoted as LVA-Q in Fig. 5, where L s = 4, L c = 4, t = 0, and L = 4. We choose L s = 4 because the main idea of the initial state estimating method in [20] is to choose four initial state candidates from the best reliable trellis path. Fig. 5 also shows that the list decoding algorithm using the initial state estimating method as the CS algorithm and the proposed LVA (Algorithm 2), denoted as Prop. LVA-CS outperforms the conventional list decoding algorithm using the initial state estimating method as the CS algorithm and the conventional VOLUME 6,

6 J.-W. Kim et al.: New List Decoding Algorithm for Short-Length TBCCs With CRC FIGURE 5. BLER performance for the TBCC with CRC-16, where Ls = 4, Lc = 4, t = 0, and L = 4: (a) Information size 32. (b) Information size 48. (c) Information size 64. LVA, denoted as LVA-CS. ML w.o. list decoding in Fig. 5 means that performing Viterbi decoding for all initial states (2m = 64 states in this case) without using the list decoding. Since it is a concatenated coding system, the ML decoder for the TBCC does not have the optimal BLER performance in the perspective of the overall concatenated coding system. Although the proposed LVA sacrifices some of the detection capability, there is a trade-off between the BLER performance gain and the detection capability depending on t. Fig. 6 shows the BLER performance based on t, where the initial state estimating algorithm is the CS algorithm for the proposed LVA and the conventional LVA. From Fig. 6, it can be noted that the BLER performance of the proposed LVA for non-zero t is degraded compared to the BLER performance for t = 0 but still outperforms the BLER performance of the conventional LVA. Thus, by choosing t based on system constraints and parameters such as the required miss detection rate of the decoder and the SNR, the BLER performance can be enhanced through the proposed LVA. V. FUTURE WORK First, it has to be studied how to apply the proposed algorithms for the recursive convolutional encoders because FIGURE 6. BLER performance for the proposed LVA and the conventional LVA, where the code rate is 1/3, k = 32, Ls = 4, Lc = 4, and L = 4. this paper only deals with the feedforward convolutional encoders. Second, since there are many initial state estimating algorithms, they will show some trade-offs between the computational complexities and the performance. To compare these algorithms fairly, the more correct numerical parameters for the fair complexity comparison and a new analysis method have to be researched. VOLUME 6, 2018

7 VI. CONCLUSIONS In this paper, a new list decoding algorithm for the TBCC concatenated with the CRC codes was proposed. First, we proposed a new initial state estimating method using a circular Viterbi algorithm and the CRC. Then, a modified LVA was proposed by fixing the trellis paths using the re-encoded CRC bits. By partially using the CRC bits, the proposed decoding algorithm outperforms the conventional list decoding algorithms in [19] and [20] for the TBCC concatenated with the CRC-16 code defined in the LTE standard even though the proposed algorithm has the lower decoding complexity. REFERENCES [1] A. J. Viterbi, Error bounds for convolutional codes and an asymptotically optimum decoding algorithm, IEEE Trans. Inf. Theory, vol. 13, no. 2, pp , Apr [2] H. Ma and J. Wolf, On tail biting convolutional codes, IEEE Trans. Commun., vol. COMM-34, no. 2, pp , Feb [3] R. V. Cox and C.-E. W. Sundberg, An efficient adaptive circular Viterbi algorithm for decoding generalized tailbiting convolutional codes, IEEE Trans. Veh. Technol., vol. 43, no. 1, pp , Feb [4] I. E. Bocharova, M. Handlery, R. Johannesson, and B. D. Kudryashov, BEAST decoding of block codes obtained via convolutional codes, IEEE Trans. Inf. Theory, vol. 51, no. 5, pp , May [5] Y. S. Han, T.-Y. Wu, H.-T. Pai, P.-N. Chen, and S.-L. Shieh, Priority-first search decoding for convolutional tail-biting codes, in Proc. Int. Symp. Inf. Theory Appl., Dec. 2008, pp [6] H. T. Pai, Y. S. Han, T. Y. Wu, P. N. Chen, and S. L. Shieh, Lowcomplexity ML decoding for convolutional tail-biting codes, IEEE Commun. Lett., vol. 12, no. 12, pp , Dec [7] H. Qian, X. Wang, K. Kang, and W. Xiang, A depth-first ML decoding algorithm for tail-biting trellises, IEEE Trans. Veh. Technol., vol. 64, no. 8, pp , Aug [8] Y. S. Han, T.-Y. Wu, P.-N. Chen, and P. K. Varshney, A low-complexity maximum-likelihood decoder for tail-biting convolutional codes, IEEE Trans. Commun., vol. 66, no. 5, pp , May [9] R. Y. Shao, S. Lin, and M. P. C. Fossorier, Two decoding algorithms for tailbiting codes, IEEE Trans. Commun., vol. 51, no. 10, pp , Oct [10] A. Z. Ramdani and T. Adiono, A novel algorithm of tail biting convolutional code decoder for low cost hardware implementation, in Proc. Int. Symp. Intell. Signal Process. Commun. Syst. (ISPACS), Nov. 2015, pp [11] N. Seshadri and C. E. W. Sundberg, List Viterbi decoding algorithms with applications, IEEE Trans. Commun., vol. 42, no. 234, pp , Feb [12] S. V. Fedorenko, M. Trefilov, and Y. Wei, Improved list decoding of tailbiting convolutional codes, in Proc. 14th Int. Symp. Problems Redundancy Inf. Control Syst., Jun. 2014, pp [13] N. Y. Yu, Performances of punctured tail-biting convolutional codes using initial state estimation, in Proc. IEEE 68th Veh. Technol. Conf., Sep. 2008, pp [14] T.-Y. Wu, P.-N. Chen, H.-T. Pai, Y. S. Han, and S.-L. Shieh, Reliabilitybased decoding for convolutional tail-biting codes, in Proc. IEEE 71st Veh. Technol. Conf., May 2010, pp [15] A. R. Williamson, M. J. Marshall, and R. D. Wesel, Reliability-output decoding of tail-biting convolutional codes, IEEE Trans. Commun., vol. 62, no. 6, pp , Jun [16] J. Wolf, A. Michelson, and A. Levesque, On the probability of undetected error for linear block codes, IEEE Trans. Commun., vol. COMM-30, no. 2, pp , Feb [17] C.-Y. Lou, B. Daneshrad, and R. D. Wesel, Convolutional-code-specific CRC code design, IEEE Trans. Commun., vol. 63, no. 10, pp , Oct [18] Evolved Universal Terrestrial Radio Access (E-UTRA); Multiplexing and Channel Coding, document ETSI TS , [19] B. Chen and C.-E. W. Sundberg, List Viterbi algorithms for tailbiting convolutional codes, U.S. Patent , Dec. 12, [20] R. Wang, H. Xu, Y. Wei, and D. N. Doan, List Viterbi decoding of tailbiting convolutional codes, U.S. Patent , Sep. 24, [21] R. Wang, W. Zhao, and G. B. Giannakis, CRC-assisted error correction in a convolutionally coded system, IEEE Trans. Commun., vol. 56, no. 11, pp , Nov [22] M. Handlery, R. Johannesson, and V. V. Zyablov, Boosting the error performance of suboptimal tailbiting decoders, IEEE Trans. Commun., vol. 51, no. 9, pp , Sep [23] J. Wang, M. Korb, K. Zhang, H. Kröll, Q. Huang, and J. Wei, Parallel list decoding of convolutional codes: Algorithm and implementation, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 10, pp , Oct JAE-WON KIM received the B.S. degree in electrical and computer engineering from Seoul National University, Seoul, South Korea, in 2014, where he is currently pursuing the Ph.D. degree in electrical engineering and computer science. His area of research interests includes error-correcting codes, coding theory, and index coding. JUN-WOO TAK received the B.S. degree in information and communications from Korea University, Seoul, South Korea, in He is currently pursuing the Ph.D. degree in electrical engineering and computer science with Seoul National University, Seoul. His area of research interests includes information theory and wireless communication. HEE-YOUL KWAK received the B.S. degree in electrical and computer engineering from Seoul National University, Seoul, South Korea, in 2013, where he is currently pursuing the Ph.D. degree in electrical engineering and computer science. His area of research interests includes error-correcting codes, coding theory, and coding for memory. JONG-SEON NO (S 80 M 88 SM 10 F 12) received the B.S. and M.S.E.E. degrees in electronics engineering from Seoul National University, Seoul, South Korea, in 1981 and 1984, respectively, and the Ph.D. degree in electrical engineering from the University of Southern California, Los Angeles, CA, USA, in He was a Senior MTS with Hughes Network Systems from 1988 to He was an Associate Professor with the Department of Electronic Engineering, Konkuk University, Seoul, from 1990 to He joined the Faculty of the Department of Electrical and Computer Engineering, Seoul National University, in 1999, where he is currently a Professor. His area of research interests includes error-correcting codes, sequences, cryptography, LDPC codes, interference alignment, and wireless communication systems. He was a recipient of the IEEE Information Theory Society Chapter of the Year Award in From 1996 to 2008, he served as a Founding Chair of the Seoul Chapter of the IEEE Information Theory Society. He was a General Chair of Sequence and Their Applications, Seoul, in He also served as a General Co-Chair of the International Symposium on Information Theory and Its Applications, Seoul, in 2006, and the International Symposium on Information Theory, Seoul, in He has been a Co-Editor-in-Chief of the IEEE JOURNAL OF COMMUNICATIONS AND NETWORKS since VOLUME 6,

An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes

An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes Mukundan Madhavan School Of ECE SRM Institute Of Science And Technology Kancheepuram 603203 mukundanm@gmail.com Andrew

More information

A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes

A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes IET Communications Research Article A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes Pilwoong Yang 1, Bohwan Jun 1, Jong-Seon No 1,

More information

/$ IEEE

/$ IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 1, JANUARY 2009 81 Bit-Level Extrinsic Information Exchange Method for Double-Binary Turbo Codes Ji-Hoon Kim, Student Member,

More information

THE turbo code is one of the most attractive forward error

THE turbo code is one of the most attractive forward error IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 2, FEBRUARY 2016 211 Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression Youngjoo Lee, Member, IEEE, Meng

More information

THERE has been great interest in recent years in coding

THERE has been great interest in recent years in coding 186 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 16, NO. 2, FEBRUARY 1998 Concatenated Decoding with a Reduced-Search BCJR Algorithm Volker Franz and John B. Anderson, Fellow, IEEE Abstract We

More information

An Area-Efficient BIRA With 1-D Spare Segments

An Area-Efficient BIRA With 1-D Spare Segments 206 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 26, NO. 1, JANUARY 2018 An Area-Efficient BIRA With 1-D Spare Segments Donghyun Kim, Hayoung Lee, and Sungho Kang Abstract The

More information

TURBO codes, [1], [2], have attracted much interest due

TURBO codes, [1], [2], have attracted much interest due 800 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 47, NO. 2, FEBRUARY 2001 Zigzag Codes and Concatenated Zigzag Codes Li Ping, Member, IEEE, Xiaoling Huang, and Nam Phamdo, Senior Member, IEEE Abstract

More information

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can 208 IEEE TRANSACTIONS ON MAGNETICS, VOL 42, NO 2, FEBRUARY 2006 Structured LDPC Codes for High-Density Recording: Large Girth and Low Error Floor J Lu and J M F Moura Department of Electrical and Computer

More information

Viterbi Algorithm for error detection and correction

Viterbi Algorithm for error detection and correction IOSR Journal of Electronicsl and Communication Engineering (IOSR-JECE) ISSN: 2278-2834-, ISBN: 2278-8735, PP: 60-65 www.iosrjournals.org Viterbi Algorithm for error detection and correction Varsha P. Patil

More information

Convolutional Code Optimization for Various Constraint Lengths using PSO

Convolutional Code Optimization for Various Constraint Lengths using PSO International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 5, Number 2 (2012), pp. 151-157 International Research Publication House http://www.irphouse.com Convolutional

More information

High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder

High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder I J C T A, 9(24), 2016, pp. 291-298 International Science Press High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder Parvathy M.*, Ganesan R.*,** and Tefera

More information

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes 1 Prakash K M, 2 Dr. G S Sunitha 1 Assistant Professor, Dept. of E&C, Bapuji Institute of Engineering and Technology,

More information

A Review on Analysis on Codes using Different Algorithms

A Review on Analysis on Codes using Different Algorithms A Review on Analysis on Codes using Different Algorithms Devansh Vats Gaurav Kochar Rakesh Joon (ECE/GITAM/MDU) (ECE/GITAM/MDU) (HOD-ECE/GITAM/MDU) Abstract-Turbo codes are a new class of forward error

More information

Design of Convolutional Codes for varying Constraint Lengths

Design of Convolutional Codes for varying Constraint Lengths Design of Convolutional Codes for varying Constraint Lengths S VikramaNarasimhaReddy 1, Charan Kumar K 2, Neelima Koppala 3 1,2 MTech(VLSI) Student, 3 Assistant Professor, ECE Department, SreeVidyanikethan

More information

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning Lowering the Error Floors of Irregular High- LDPC Codes by Graph Conditioning Wen-Yen Weng, Aditya Ramamoorthy and Richard D. Wesel Electrical Engineering Department, UCLA, Los Angeles, CA, 90095-594.

More information

A Modified Medium Access Control Algorithm for Systems with Iterative Decoding

A Modified Medium Access Control Algorithm for Systems with Iterative Decoding A Modified Medium Access Control Algorithm for Systems with Iterative Decoding Inkyu Lee Carl-Erik W. Sundberg Sunghyun Choi Dept. of Communications Eng. Korea University Seoul, Korea inkyu@korea.ac.kr

More information

Re-Synchronization of Permutation Codes with Viterbi-Like Decoding

Re-Synchronization of Permutation Codes with Viterbi-Like Decoding 1 Re-Synchronization of Permutation Codes with Viterbi-Like Decoding Ling Cheng, Theo G. Swart and Hendrik C. Ferreira Department of Electrical and Electronic Engineering Science University of Johannesburg,

More information

LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision

LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLIC HERE TO EDIT < LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision Bo Yuan and eshab. Parhi, Fellow,

More information

Comparative Performance Analysis of Block and Convolution Codes

Comparative Performance Analysis of Block and Convolution Codes Comparative Performance Analysis of Block and Convolution Codes Manika Pandey M.Tech scholar, ECE DIT University Dehradun Vimal Kant Pandey Assistant Professor/ECE DIT University Dehradun ABSTRACT Error

More information

Technology, Taipei City, Taiwan, R.O.C. b Department of Electrical Engineering, National Chiao-Tung University, Hsinchu City,

Technology, Taipei City, Taiwan, R.O.C. b Department of Electrical Engineering, National Chiao-Tung University, Hsinchu City, This article was downloaded by: [National Chiao Tung University 國立交通大學 ] On: 28 April 2014, At: 11:30 Publisher: Taylor & Francis Informa Ltd Registered in England and Wales Registered Number: 1072954

More information

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH Haotian Zhang and José M. F. Moura Department of Electrical and Computer Engineering Carnegie Mellon University, Pittsburgh, PA 523 {haotian,

More information

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713 International Journal of Engineering Research and Development e-issn : 2278-067X, p-issn : 2278-800X,.ijerd.com Volume 2, Issue 5 (July 2012), PP. 37-41 Implementation of a Turbo Encoder and Turbo Decoder

More information

On combining chase-2 and sum-product algorithms for LDPC codes

On combining chase-2 and sum-product algorithms for LDPC codes University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 2012 On combining chase-2 and sum-product algorithms

More information

THE orthogonal frequency-division multiplex (OFDM)

THE orthogonal frequency-division multiplex (OFDM) 26 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 1, JANUARY 2010 A Generalized Mixed-Radix Algorithm for Memory-Based FFT Processors Chen-Fong Hsiao, Yuan Chen, Member, IEEE,

More information

Low-Power Adaptive Viterbi Decoder for TCM Using T-Algorithm

Low-Power Adaptive Viterbi Decoder for TCM Using T-Algorithm International Journal of Scientific and Research Publications, Volume 3, Issue 8, August 2013 1 Low-Power Adaptive Viterbi Decoder for TCM Using T-Algorithm MUCHHUMARRI SANTHI LATHA*, Smt. D.LALITHA KUMARI**

More information

Reduced Latency Majority Logic Decoding for Error Detection and Correction

Reduced Latency Majority Logic Decoding for Error Detection and Correction Reduced Latency Majority Logic Decoding for Error Detection and Correction D.K.Monisa 1, N.Sathiya 2 1 Department of Electronics and Communication Engineering, Mahendra Engineering College, Namakkal, Tamilnadu,

More information

Design of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar

Design of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar International Journal of Scientific & Engineering Research Volume 2, Issue 6, June-2011 1 Design of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar Abstract

More information

The Serial Commutator FFT

The Serial Commutator FFT The Serial Commutator FFT Mario Garrido Gálvez, Shen-Jui Huang, Sau-Gee Chen and Oscar Gustafsson Journal Article N.B.: When citing this work, cite the original article. 2016 IEEE. Personal use of this

More information

EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS

EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS Rev. Roum. Sci. Techn. Électrotechn. et Énerg. Vol. 61, 1, pp. 53 57, Bucarest, 016 Électronique et transmission de l information EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL

More information

Performance of Truncated Type-II Hybrid ARQ Schemes with Noisy Feedback over Block Fading Channels

Performance of Truncated Type-II Hybrid ARQ Schemes with Noisy Feedback over Block Fading Channels IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 48, NO. 9, SEPTEMBER 2000 1477 Performance of Truncated Type-II Hybrid ARQ Schemes with Noisy Feedback over Block Fading Channels Esa Malkamäki, Member, IEEE,

More information

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes 1 U.Rahila Begum, 2 V. Padmajothi 1 PG Student, 2 Assistant Professor 1 Department Of

More information

Adaptive Linear Programming Decoding of Polar Codes

Adaptive Linear Programming Decoding of Polar Codes Adaptive Linear Programming Decoding of Polar Codes Veeresh Taranalli and Paul H. Siegel University of California, San Diego, La Jolla, CA 92093, USA Email: {vtaranalli, psiegel}@ucsd.edu Abstract Polar

More information

Super Codes: A Flexible Multi Rate Coding System

Super Codes: A Flexible Multi Rate Coding System Super Codes: A Flexible Multi Rate Coding System Steven S. Pietrobon Small World Communications, 6 First Avenue, Payneham South SA 57, Australia. E mail: steven@sworld.com.au Abstract: We define super

More information

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Authors: Bill Wilkie and Beth Cowie

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Authors: Bill Wilkie and Beth Cowie Application Note: All Virtex and Spartan FPGA Families XAPP551 (1.0) February 14, 2005 R Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Authors: Bill Wilkie and Beth Cowie Summary

More information

Analysis of Circular Buffer Rate Matching for LTE Turbo Code

Analysis of Circular Buffer Rate Matching for LTE Turbo Code Analysis of Circular Buffer Rate Matching for LTE Turbo Code Jung-Fu (Thomas) Cheng *, Ajit Nimbalker +, Yufei Blankenship +, Brian Classon +, and T. Keith Blankenship + * Ericsson Research, RTP, NC, USA

More information

Exact and Approximate Algorithms for ML Decoding on Tail-Biting Trellises

Exact and Approximate Algorithms for ML Decoding on Tail-Biting Trellises Exact and Approximate Algorithms for ML Decoding on Tail-Biting Trellises Priti Shankar A.S. Madhu Aditya Nori IISc-CSA-TR-2005-3 http://archive.csa.iisc.ernet.in/tr/2005/3/ Computer Science and Automation

More information

ELEC 691X/498X Broadcast Signal Transmission Winter 2018

ELEC 691X/498X Broadcast Signal Transmission Winter 2018 ELEC 691X/498X Broadcast Signal Transmission Winter 2018 Instructor: DR. Reza Soleymani, Office: EV 5.125, Telephone: 848 2424 ext.: 4103. Office Hours: Wednesday, Thursday, 14:00 15:00 Slide 1 In this

More information

On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing

On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing Ying Xu, and Yueun Wei Department of Wireless Research Huawei Technologies Co., Ltd, Shanghai, 6, China Email: {eaglexu,

More information

New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1

New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1 New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1 Sunghwan Kim* O, Min-Ho Jang*, Jong-Seon No*, Song-Nam Hong, and Dong-Joon Shin *School of Electrical Engineering and

More information

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis Application Note: All Virtex and Spartan FPGA Families XAPP551 (v2.) July 3, 21 Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis Summary Many digital communication

More information

RECENTLY, researches on gigabit wireless personal area

RECENTLY, researches on gigabit wireless personal area 146 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 An Indexed-Scaling Pipelined FFT Processor for OFDM-Based WPAN Applications Yuan Chen, Student Member, IEEE,

More information

Bit vs. Symbol Interleaving for Parallel Concatenated Trellis Coded Modulation

Bit vs. Symbol Interleaving for Parallel Concatenated Trellis Coded Modulation Bit vs. Symbol Interleaving for Parallel Concatenated Trellis Coded Modulation Christina Fragouli and Richard D. Wesel Electrical Engineering Department University of California, Los Angeles Abstract This

More information

Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression

Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression Syed kareem saheb, Research scholar, Dept. of ECE, ANU, GUNTUR,A.P, INDIA. E-mail:sd_kareem@yahoo.com A. Srihitha PG student dept.

More information

On the construction of Tanner graphs

On the construction of Tanner graphs On the construction of Tanner graphs Jesús Martínez Mateo Universidad Politécnica de Madrid Outline Introduction Low-density parity-check (LDPC) codes LDPC decoding Belief propagation based algorithms

More information

Weight distribution of turbo codes with convolutional interleavers

Weight distribution of turbo codes with convolutional interleavers University of Wollongong Research Online Faculty of Engineering - Papers (Archive) Faculty of Engineering and Information Sciences 27 distribution of turbo codes with convolutional interleavers S. Vafi

More information

Improved Soft-Decision Decoding of RSCC Codes

Improved Soft-Decision Decoding of RSCC Codes 2013 IEEE Wireless Communications and Networking Conference (WCNC): PHY Improved Soft-Decision Decoding of RSCC Codes Li Chen School of Information Science and Technology, Sun Yat-sen University Guangzhou,

More information

Approximate Linear Time ML Decoding on Tail-Biting Trellises in Two Rounds

Approximate Linear Time ML Decoding on Tail-Biting Trellises in Two Rounds Approximate Linear Time ML Decoding on Tail-Biting Trellises in Two Rounds K. Murali Krishnan, Priti Shankar Dept. of Computer Science and Automation Indian Institute of Science, Bangalore - 560012, India

More information

IEEE Broadband Wireless Access Working Group <http://ieee802.org/16>

IEEE Broadband Wireless Access Working Group <http://ieee802.org/16> Project Title Date Submitted IEEE 802.6 Broadband Wireless Access Working Group FEC Performance of Concatenated Reed-Solomon and Convolutional Coding with Interleaving 2000-06-08

More information

COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES

COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES Boorle Ashok Kumar 1, G Y. Padma Sree 2 1 PG Scholar, Al-Ameer College Of Engineering & Information Technology, Anandapuram,

More information

Efficient Implementation of Single Error Correction and Double Error Detection Code with Check Bit Precomputation

Efficient Implementation of Single Error Correction and Double Error Detection Code with Check Bit Precomputation http://dx.doi.org/10.5573/jsts.2012.12.4.418 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.12, NO.4, DECEMBER, 2012 Efficient Implementation of Single Error Correction and Double Error Detection

More information

ISSN (Print) Research Article. *Corresponding author Akilambigai P

ISSN (Print) Research Article. *Corresponding author Akilambigai P Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 2016; 4(5):223-227 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources)

More information

Searching for new convolutional codes using the cell broadband engine architecture

Searching for new convolutional codes using the cell broadband engine architecture Searching for new convolutional codes using the cell broadband engine architecture Johnsson, Daniel; Bjärkeson, Fredrik; Hell, Martin; Hug, Florian Published in: IEEE Communications Letters DOI: 10.1109/LCOMM.2011.040111.101624

More information

On the performance of turbo codes with convolutional interleavers

On the performance of turbo codes with convolutional interleavers University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 5 On the performance of turbo codes with convolutional interleavers Sina

More information

Low Complexity Architecture for Max* Operator of Log-MAP Turbo Decoder

Low Complexity Architecture for Max* Operator of Log-MAP Turbo Decoder International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2015 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Low

More information

High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel Run_before Estimation Algorithm *

High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel Run_before Estimation Algorithm * JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 29, 595-605 (2013) High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel Run_before Estimation Algorithm * JONGWOO BAE 1 AND JINSOO CHO 2,+ 1

More information

Reversible Data Hiding VIA Optimal Code for Image

Reversible Data Hiding VIA Optimal Code for Image Vol. 3, Issue. 3, May - June 2013 pp-1661-1665 ISSN: 2249-6645 Reversible Data Hiding VIA Optimal Code for Image Senthil Rani D. #, Gnana Kumari R. * # PG-Scholar, M.E-CSE, Coimbatore Institute of Engineering

More information

NOMA in 5G Systems: Exciting Possibilities for Enhancing Spectral Efficiency

NOMA in 5G Systems: Exciting Possibilities for Enhancing Spectral Efficiency NOMA in 5G Systems: Exciting Possibilities for Enhancing Spectral Efficiency S. M. Riazul Islam, Member, IEEE, Ming Zeng, Student Member, IEEE, Octavia A. Dobre, Senior Member, IEEE IEEE 5G Tech Focus:

More information

TSG-RAN Working Group 2 (Radio layer 2 and Radio layer 3) TSGR2#2(99)085 Stockholm 8th to 11th March 1999

TSG-RAN Working Group 2 (Radio layer 2 and Radio layer 3) TSGR2#2(99)085 Stockholm 8th to 11th March 1999 TSG-RAN Working Group 2 (Radio layer 2 and Radio layer 3) TSGR2#2(99)085 Stockholm 8th to 11th March 1999 Agenda Item: 8.3.2 Source: Title: Document for: Siemens AG ARQ error control techniques Decision

More information

FUZZY LOGIC BASED CONVOLUTIONAL DECODER FOR USE IN MOBILE TELEPHONE SYSTEMS

FUZZY LOGIC BASED CONVOLUTIONAL DECODER FOR USE IN MOBILE TELEPHONE SYSTEMS FUZZY LOGIC BASED CONVOLUTIONAL DECODER FOR USE IN MOBILE TELEPHONE SYSTEMS A. Falkenberg A. Kunz Siemens AG Frankenstrasse 2, D-46393 Bocholt, Germany Tel.: +49 2871 91 3697, Fax: +49 2871 91 3387 email:

More information

Hard Decision Based Low SNR Early Termination for LTE Turbo Decoding

Hard Decision Based Low SNR Early Termination for LTE Turbo Decoding Hard Decision Based Low SNR Early Termination for LTE Turbo Decoding Jan Geldmacher, Klaus Hueske, and Jürgen Götze Information Processing Lab, TU Dortmund University Otto-Hahn-Strasse 4, 447 Dortmund,

More information

VLSI Implementation of Parallel CRC Using Pipelining, Unfolding and Retiming

VLSI Implementation of Parallel CRC Using Pipelining, Unfolding and Retiming IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 (May. Jun. 203), PP 66-72 e-issn: 239 4200, p-issn No. : 239 497 VLSI Implementation of Parallel CRC Using Pipelining, Unfolding

More information

Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path

Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path G Abhilash M.Tech Student, CVSR College of Engineering, Department of Electronics and Communication Engineering, Hyderabad, Andhra

More information

DUE to the high computational complexity and real-time

DUE to the high computational complexity and real-time IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 15, NO. 3, MARCH 2005 445 A Memory-Efficient Realization of Cyclic Convolution and Its Application to Discrete Cosine Transform Hun-Chen

More information

Performance Analysis of DS/SSMA Unslotted ALOHA System With Variable Length Data Traffic

Performance Analysis of DS/SSMA Unslotted ALOHA System With Variable Length Data Traffic IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 19, NO. 11, NOVEMBER 2001 2215 Performance Analysis of DS/SSMA Unslotted ALOHA System With Variable Length Data Traffic Jae-Woo So, Student Member,

More information

Optimized Min-Sum Decoding Algorithm for Low Density PC Codes

Optimized Min-Sum Decoding Algorithm for Low Density PC Codes Optimized Min-Sum Decoding Algorithm for Low Density PC Codes Dewan Siam Shafiullah, Mohammad Rakibul Islam, Mohammad Mostafa Amir Faisal, Imran Rahman, Dept. of Electrical and Electronic Engineering,

More information

Chip Design for Turbo Encoder Module for In-Vehicle System

Chip Design for Turbo Encoder Module for In-Vehicle System Chip Design for Turbo Encoder Module for In-Vehicle System Majeed Nader Email: majeed@wayneedu Yunrui Li Email: yunruili@wayneedu John Liu Email: johnliu@wayneedu Abstract This paper studies design and

More information

INTEGRATION of data communications services into wireless

INTEGRATION of data communications services into wireless 208 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL 54, NO 2, FEBRUARY 2006 Service Differentiation in Multirate Wireless Networks With Weighted Round-Robin Scheduling and ARQ-Based Error Control Long B Le, Student

More information

Near Optimal Repair Rate Built-in Redundancy Analysis with Very Small Hardware Overhead

Near Optimal Repair Rate Built-in Redundancy Analysis with Very Small Hardware Overhead Near Optimal Repair Rate Built-in Redundancy Analysis with Very Small Hardware Overhead Woosung Lee, Keewon Cho, Jooyoung Kim, and Sungho Kang Department of Electrical & Electronic Engineering, Yonsei

More information

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes Gerd Richter University of Ulm, Department of TAIT Albert-Einstein-Allee 43, D-89081 Ulm, Germany gerd.richter@uni-ulm.de Abstract The performance

More information

Appearance-Based Place Recognition Using Whole-Image BRISK for Collaborative MultiRobot Localization

Appearance-Based Place Recognition Using Whole-Image BRISK for Collaborative MultiRobot Localization Appearance-Based Place Recognition Using Whole-Image BRISK for Collaborative MultiRobot Localization Jung H. Oh, Gyuho Eoh, and Beom H. Lee Electrical and Computer Engineering, Seoul National University,

More information

Implementation of Convolution Encoder and Viterbi Decoder Using Verilog

Implementation of Convolution Encoder and Viterbi Decoder Using Verilog International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 11, Number 1 (2018), pp. 13-21 International Research Publication House http://www.irphouse.com Implementation

More information

On the Buffer-Aided Relaying Technique and Its Applications

On the Buffer-Aided Relaying Technique and Its Applications On the Buffer-Aided Relaying Technique and Its Applications Su Min Kim, Sukhyun Seo, Seung Kwan Jang, and Junsu Kim 1 Department of Electronic Engineering, Korea Polytechnic University, 237 Sangidaehak-ro,

More information

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY K.Maheshwari M.Tech VLSI, Aurora scientific technological and research academy, Bandlaguda, Hyderabad. k.sandeep kumar Asst.prof,

More information

A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors

A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors Brent Bohnenstiehl and Bevan Baas Department of Electrical and Computer Engineering University of California, Davis {bvbohnen,

More information

The Design of Degree Distribution for Distributed Fountain Codes in Wireless Sensor Networks

The Design of Degree Distribution for Distributed Fountain Codes in Wireless Sensor Networks The Design of Degree Distribution for Distributed Fountain Codes in Wireless Sensor Networks Jing Yue, Zihuai Lin, Branka Vucetic, and Pei Xiao School of Electrical and Information Engineering, The University

More information

A NOVEL SECURED BOOLEAN BASED SECRET IMAGE SHARING SCHEME

A NOVEL SECURED BOOLEAN BASED SECRET IMAGE SHARING SCHEME VOL 13, NO 13, JULY 2018 ISSN 1819-6608 2006-2018 Asian Research Publishing Network (ARPN) All rights reserved wwwarpnjournalscom A NOVEL SECURED BOOLEAN BASED SECRET IMAGE SHARING SCHEME Javvaji V K Ratnam

More information

Error Correction and Detection using Cyclic Redundancy Check

Error Correction and Detection using Cyclic Redundancy Check Error Correction and Detection using Cyclic Redundancy Check Dr. T. Logeswari Associate Professor, Dept of Computer Science, New Horizon College, Banglore, Karnataka, India ABSTRACT: In this paper Cyclic

More information

Exploiting Unused Spare Columns to Improve Memory ECC

Exploiting Unused Spare Columns to Improve Memory ECC 2009 27th IEEE VLSI Test Symposium Exploiting Unused Spare Columns to Improve Memory ECC Rudrajit Datta and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering

More information

CONTENT ADAPTIVE SCREEN IMAGE SCALING

CONTENT ADAPTIVE SCREEN IMAGE SCALING CONTENT ADAPTIVE SCREEN IMAGE SCALING Yao Zhai (*), Qifei Wang, Yan Lu, Shipeng Li University of Science and Technology of China, Hefei, Anhui, 37, China Microsoft Research, Beijing, 8, China ABSTRACT

More information

Kevin Buckley

Kevin Buckley Kevin Buckley - 69 ECE877 Information Theory & Coding for Digital Communications Villanova University ECE Department Prof. Kevin M. Buckley Lecture Set 3 Convolutional Codes x c (a) (b) (,) (,) (,) (,)

More information

Design of Hierarchical Crossconnect WDM Networks Employing a Two-Stage Multiplexing Scheme of Waveband and Wavelength

Design of Hierarchical Crossconnect WDM Networks Employing a Two-Stage Multiplexing Scheme of Waveband and Wavelength 166 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 20, NO. 1, JANUARY 2002 Design of Hierarchical Crossconnect WDM Networks Employing a Two-Stage Multiplexing Scheme of Waveband and Wavelength

More information

High Throughput Radix-4 SISO Decoding Architecture with Reduced Memory Requirement

High Throughput Radix-4 SISO Decoding Architecture with Reduced Memory Requirement JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.4, AUGUST, 2014 http://dx.doi.org/10.5573/jsts.2014.14.4.407 High Throughput Radix-4 SISO Decoding Architecture with Reduced Memory Requirement

More information

Cooperative Communications

Cooperative Communications Cooperative Wideband Radio Fabio Belloni fbelloni@wooster.hut.fi Outline Introduction. Historical Background. Cooperative : cellular and ad-hoc networks. relay channel. performance evaluation. Functions

More information

Non-Binary Turbo Codes Interleavers

Non-Binary Turbo Codes Interleavers Non-Binary Turbo Codes Interleavers Maria KOVACI, Horia BALTA University Polytechnic of Timişoara, Faculty of Electronics and Telecommunications, Postal Address, 30223 Timişoara, ROMANIA, E-Mail: mariakovaci@etcuttro,

More information

A Polygon Rendering Method with Precomputed Information

A Polygon Rendering Method with Precomputed Information A Polygon Rendering Method with Precomputed Information Seunghyun Park #1, Byoung-Woo Oh #2 # Department of Computer Engineering, Kumoh National Institute of Technology, Korea 1 seunghyunpark12@gmail.com

More information

Video Compression System for Online Usage Using DCT 1 S.B. Midhun Kumar, 2 Mr.A.Jayakumar M.E 1 UG Student, 2 Associate Professor

Video Compression System for Online Usage Using DCT 1 S.B. Midhun Kumar, 2 Mr.A.Jayakumar M.E 1 UG Student, 2 Associate Professor Video Compression System for Online Usage Using DCT 1 S.B. Midhun Kumar, 2 Mr.A.Jayakumar M.E 1 UG Student, 2 Associate Professor Department Electronics and Communication Engineering IFET College of Engineering

More information

Shin Hong. Assistant Professor Handong Global University (HGU) Pohang, Kyongbuk, South Korea (37554)

Shin Hong. Assistant Professor Handong Global University (HGU) Pohang, Kyongbuk, South Korea (37554) Shin Hong Assistant Professor hongshin@handong.edu +82-54-260-1409 School of Computer Science & Electrical Engineering 113 NMH, 558 Handong-ro, Buk-gu, Handong Global University (HGU) Pohang, Kyongbuk,

More information

A CORDIC Algorithm with Improved Rotation Strategy for Embedded Applications

A CORDIC Algorithm with Improved Rotation Strategy for Embedded Applications A CORDIC Algorithm with Improved Rotation Strategy for Embedded Applications Kui-Ting Chen Research Center of Information, Production and Systems, Waseda University, Fukuoka, Japan Email: nore@aoni.waseda.jp

More information

LOW-DENSITY parity-check (LDPC) codes, which are defined

LOW-DENSITY parity-check (LDPC) codes, which are defined 734 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 9, SEPTEMBER 2009 Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network Chih-Hao Liu, Chien-Ching Lin, Shau-Wei

More information

A Low-Cost Correction Algorithm for Transient Data Errors

A Low-Cost Correction Algorithm for Transient Data Errors A Low-Cost Correction Algorithm for Transient Data Errors Aiguo Li, Bingrong Hong School of Computer Science and Technology Harbin Institute of Technology, Harbin 150001, China liaiguo@hit.edu.cn Introduction

More information

Importance Sampling Simulation for Evaluating Lower-Bound Symbol Error Rate of the Bayesian DFE With Multilevel Signaling Schemes

Importance Sampling Simulation for Evaluating Lower-Bound Symbol Error Rate of the Bayesian DFE With Multilevel Signaling Schemes IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL 50, NO 5, MAY 2002 1229 Importance Sampling Simulation for Evaluating Lower-Bound Symbol Error Rate of the Bayesian DFE With Multilevel Signaling Schemes Sheng

More information

Inefficiency of Bargaining Solution in Multiuser Relay Network

Inefficiency of Bargaining Solution in Multiuser Relay Network International Conference on Electrical and Computer Engineering ICECE'2015 Dec. 15-16, 2015 Pattaya Thailand Inefficiency of Bargaining Solution in Multiuser Relay Network Supenporn.Somjit, Pattarawit

More information

A New MIMO Detector Architecture Based on A Forward-Backward Trellis Algorithm

A New MIMO Detector Architecture Based on A Forward-Backward Trellis Algorithm A New MIMO etector Architecture Based on A Forward-Backward Trellis Algorithm Yang Sun and Joseph R Cavallaro epartment of Electrical and Computer Engineering Rice University, Houston, TX 775 Email: {ysun,

More information

Digital Filter Synthesis Considering Multiple Adder Graphs for a Coefficient

Digital Filter Synthesis Considering Multiple Adder Graphs for a Coefficient Digital Filter Synthesis Considering Multiple Graphs for a Coefficient Jeong-Ho Han, and In-Cheol Park School of EECS, Korea Advanced Institute of Science and Technology, Daejeon, Korea jhhan.kr@gmail.com,

More information

DESIGN OF HYBRID PARALLEL PREFIX ADDERS

DESIGN OF HYBRID PARALLEL PREFIX ADDERS DESIGN OF HYBRID PARALLEL PREFIX ADDERS S. Sadiq Basha Dept. of ECE Vemu Institute of Technology Chittor,A.P Sadiqbasha4u@gmail.com H. Chandra Sekhar Associate Professor, ECE Vemu Institute of Technology

More information

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications Nikoleta Andreadou, Fotini-Niovi Pavlidou Dept. of Electrical & Computer Engineering Aristotle University

More information

3D Memory Formed of Unrepairable Memory Dice and Spare Layer

3D Memory Formed of Unrepairable Memory Dice and Spare Layer 3D Memory Formed of Unrepairable Memory Dice and Spare Layer Donghyun Han, Hayoug Lee, Seungtaek Lee, Minho Moon and Sungho Kang, Senior Member, IEEE Dept. Electrical and Electronics Engineering Yonsei

More information

< Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview

<  Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview Project IEEE 802.20 Working Group on Mobile Broadband Wireless Access Title Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview Date Submitted Source(s):

More information

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 11, Issue 4, Ver. III (Jul.-Aug.2016), PP 06-10 www.iosrjournals.org Performance Analysis

More information

Fountain Codes Based on Zigzag Decodable Coding

Fountain Codes Based on Zigzag Decodable Coding Fountain Codes Based on Zigzag Decodable Coding Takayuki Nozaki Kanagawa University, JAPAN Email: nozaki@kanagawa-u.ac.jp Abstract Fountain codes based on non-binary low-density parity-check (LDPC) codes

More information