An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes

Size: px
Start display at page:

Download "An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes"

Transcription

1 An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes Mukundan Madhavan School Of ECE SRM Institute Of Science And Technology Kancheepuram mukundanm@gmail.com Andrew Thangaraj Department Of Electrical Engineering Indian Institute Of Technology,Madras Chennai andrew@iitm.ac.in Abstract In this paper, we propose a novel method for sequential stack decoding of tailbiting convolutional codes with either a systematic or a non-systematic encoder. The proposed method estimates the tailbiting initial state by running several stack decoders for a limited depth. The estimated initial state is used in a regular stack decoder for completing the decoding. The proposed decoder was simulated in software and implemented on a fixed-point DSP platform for the tailbiting convolutional code (rate-1/2, constraint length 6) in the IEEE e (WiMax) standard. Our simulations show that the proposed method with a finite stack size loses about 1 to 2dB when compared to optimal decoders at bit-error rates of However, the complexity of the proposed method is lesser than that of the optimal decoders at moderate to high signal-to-noise ratios. The DSP implementation can provide a processing rate of more than 120 kbps at a frame-error rate of Introduction Convolutional codes were introduced by Elias in 1955, as an alternative to block codes. In 1967, the Viterbi algorithm [1] was introduced for efficient soft-input decoding of convolutional codes. The Viterbi algorithm works on a trellis representing the codewords of a convolutional code and has now become the de facto standard in the decoding of convolutional codes. However, it has a single disadvantage - its computational complexity increases exponentially with the constraint-length of the convolutional code. Hence, it cannot be practically used with convolutional codes having constraint lengths higher than six. This shortfall of the Viterbi algorithm caused the advent of other sub-optimal algorithms. One such popular algorithm is the ZJ stack algorithm [2]. The stack algorithm is a sequential decoding technique that expands only selected paths that appear most 1 This work was done at IIT Madras during Mukundan Madhavan s summer fellowship. likely in each stage of the trellis. The computational complexity of the stack algorithm is independent of the constraint length, and instead, varies with the signal-to-noise ratio (SNR). So, the stack decoder could be preferable to the Viterbi algorithm for decoding convolutional codes having constraint-lengths higher than six. However, it must be noted that the performance of a stack decoder, in terms of both error and bit rates, deteriorates sharply for lower values of SNR. Tailbiting is an idea that has become popular in recent wireless communication systems. The basic idea of tailbiting is to eliminate the rate loss due to zero termination in a convolutional code. However, tailbiting increases decoder complexity, since the initial state is random and unknown at the decoder. Various algorithms have been proposed for the decoding of a tailbiting convolutional code. Most of these algorithms such as those presented in [3], [4], [5] and [6] are based on the Viterbi algorithm and expand all states in every stage of the trellis. The stack algorithm can also be adapted to estimate the initial state of a tailbiting trellis. Orten [7] has proposed a stack-decoding technique for a systematic tailbiting code. But this method assumes the presence of a sequence of K error-free bits in the received sequence for a convolutional code of constraint length K. This assumption, though reasonable for systematic codes (where the constraint lengths are usually kept low), cannot be made about non-systematic codes, which are primarily used with high constraint length codes necessary for good performance in terms of error-rates [8]. The algorithm we propose for the estimation of the initial state during sequential decoding of a tailbiting convolutional code involves the expansion of the trellis to a limited depth (lesser than the maximum possible depth) 2 K times, once for each of the possible initial states. Then the best paths obtained in each expansion are compared using the value of their path metric, and the initial state giving the highest metric is passed onto a regular ZJ stack decoder as the estimated tailbiting initial state. Simulations with the proposed decoder were carried out using the tailbiting convolutional code (rate-1/2, constraint

2 length 6, nonsystematic) in the IEEE e (WiMax) standard (this code will be referred to as the WiMax code in the rest of this article). The proposed method with a maximum stack size of 20 performs within 1dB of comparable decoders at a bit-error rate (BER) of The proposed stack decoder has been implemented for the WiMax code on a Blackfin BF-533 processor. The BF-533 is a 32-bit digital signal processor produced by Analog Devices. The processing rate is more than 120 kbps with a stack size of 30 at a frame-error rate (FER) of 10 3, while a processing rate above 300 kbps was observed with a stack size of 10 at a FER of Thus, the stack decoder implementation provides various options for a designer of a system compliant with the WiMax standard. This flexibility in complexity and the trade-off with performance are major advantages of the stack decoder in practice. In Section 2, we discuss the basics of tailbiting convolutional codes. In Section 3, we describe the Stack algorithm and also, elaborate on the proposed algorithm. Section 4 deals with the Blackfin implementation, and we present some simulation results in Section Tailbiting Convolutional Codes Consider a k-bit message m = [m 1, m 2,...m k ] that needs to be transmitted across a channel using a rate-r convolutional code of constraint length K. Assume that the initial state is fixed to be the all-zero state. To ensure that the final state is the all-zero state, a sequence of K zeros is appended to m and encoded to form a code sequence of length k+k R. Now, the rate becomes k n = kr k + K = R 1 + K. k In many applications (such as wireless transmissions), typical values such as k = 50, and K = 6 result in a significant rate-loss due to zero termination. If the same convolutional code is used in a tailbiting configuration, the initial state (before m 1 is encoded) is not constrained to be zero, but is instead, chosen based on the message. However, the final state (after m k has been encoded) is required to be the same as the initial state. Assuming a non-recursive encoder, the final state is easily seen to be [m k K+1,..., m k ]. Therefore, for nonrecursive encoders, in a tailbiting configuration, the initial state is set to be [m k K+1,..., m k ] for a message m = [m 1, m 2,..., m k ]. In an implementation of a tailbiting encoder, to ensure that the initial and final state of the trellis are the same, the message-bits from m k K+1 through m k are initially fed into the encoder. The corresponding outputs obtained are discarded, but the shift-register contents are retained. Therefore, the initial state and the final state will be [m k K+1...m k ], and the coding rate continues to be R. When the initial state is not fixed and known a priori at the decoder, the Viterbi algorithm ceases to produce a Maximum Likelihood (ML) output codeword. The decoders proposed in prior work [5, 6] employ multiple iterations of the basic Viterbi algorithm for decoding a tailbiting code. However, none of the prior methods can be directly extended to stack decoding so as to take advantage of reduced computational complexity offered by a stack decoder at moderately high SNRs. Separate estimation of the initial state appears to be necessary before a stack decoder can be used for tailbiting codes. In this article, we propose a state estimation method especially suited for stack decoding. 3. Stack Decoder for Tailbiting Codes The ZJ stack decoding algorithm uses a storage called the stack to store all expanded paths in a trellis. The word stack simply refers to an array storage that can be accessed at random. Instead of expanding branches from all possible states at a particular depth like the Viterbi decoder, the stack decoder expands only the path that has the highest metric in the stack memory, irrespective of the path s depth [2]. The metric used by the stack decoder is different from that used by the Viterbi algorithm so as to compare paths at different depths. For the sake of convenience, we assume a ratehalf code (R = 1 2 ) with a constraint-length K. Let the code sequence corresponding to the message m = [m 1, m 2,..., m k ] be c = [c 11, c 21,..., c 1k, c 2k ]. Let the sequence received at the decoder, corresponding to this code-sequence, be y = [y 11, y 21,...y 1k, y 2k ], and let the decoded bits be represented by ˆm = [ ˆm 1,..., ˆm k ]. The codewords of the convolutional code can be described as paths in a 2 K -state trellis [8]. Given that the present state is S (0 S 2 K 1) and the input bit is b (b {0, 1}), let N(S, b) denote the next state and E(S, b) denote the two output bits of the rate-1/2 code. The functions N and E completely describe the trellis and the code. The Fano branch metric (FBM) used by the stack Decoder is defined as ( ) p([y1j y 2j ] E(S, b)) FBM(S N(S, b)) = log 1/2 p([y 1j y 2j ]) for a rate-1/2 code at the j-th trellis stage (p( ) denotes a probability density function). For an AWGN channel with BPSK modulation, the metric can be easily computed. The path metric of a path in the trellis is defined to be the sum of the Fano branch metrics of all its branches. The stack used by a ZJ stack decoder contains a set of paths on the trellis arranged in descending order of path metrics. In every iteration, the top path in the stack (with maximum metric) is expanded into two paths by the addition of new branches corresponding to an input of 0 and 1. These two paths are added to the stack, and the stack is sorted again in descending order of path metrics. Algo-

3 rithm 1 provides pseudocode for the stack decoder for a tailbiting code assuming that the initial and final state S 0 is known. Though this version of the stack algorithm is well-known, we have included it here for completeness. We have used the following notation. At any iteration, the stack contains M paths P 1, P 2,, P M. The number of branches in P i (or the depth of P i ) is denoted L i, and the final state of P i is denoted F S i for 1 i M. The path metric of P i is denoted P M i. The inputs to the algorithm are the number of trellis stages k, the initial (and final) state S 0, and the trellis description functions N and E. Algorithm 1 Decoder(k,S 0,N,E) 1: {Initialization} 2: M = 1 3: P 1 = S 0 ; P M 1 = 0 4: {Iteration} 5: while L 1 k do 6: P M+1 = [P 1 N(F S 1, 1)] 7: P 1 = [P 1 N(F S 1, 0)] 8: Update path metrics of P 1 and P M+1 9: Sort stack in descending order of path metrics 10: end while 11: {Decision} 12: Output P 1 and P M 1. In short, this algorithm can be seen as expanding the path that appears to be the best, and if that path turns out to be wrong, the decoder backs out, and pursues the second-best path. This process continues till the decoder reaches the full depth k. Some observations about the stack algorithm are given below. 1. The computational complexity of the stack decoder increases with a decrease in SNR because the algorithm chooses a wrong path more often. In contrast, the stack decoder is much more efficient than the Viterbi decoder at higher SNRs. The computational complexity of a stack decoder is about 1/2 K -times that of a Viterbi decoder at high SNRs. 2. At all SNRs, the stack algorithm is ML if the stack size is assumed to be infinite. With a finite stack size, the stack decoder is suboptimal. At sufficiently high SNRs (depending on the code) the performance of a finite-sized stack decoder is very close to that of the optimal decoder. 3. The stack is a very flexible algorithm. The tradeoff between processing rate and error rate can be varied dynamically during decoding by changing the maximum stack size. This provides various options to a communication systems designer Stack Algorithm For Tailbiting Codes To implement a stack decoder for tailbiting codes, we propose to first estimate the initial tailbiting state separately using the stack decoder with lesser decoding depth. Once the initial state is known, the stack decoder is run for the entire length of the trellis. The method proposed here has been implemented on a Analog Devices Blackfin BF-533 processor for the WiMax code of constraint length six. In fact, the implementation of an efficient stack decoder for this code was our primary motivation for devising the proposed algorithm. The pseudo-code in Algorithm 2 describes the first version of the proposed algorithm. The trellis is expanded beginning with each of the 2 K 1 possible states to a depth l, 5K l 6K (K is the constraint length). The initial state that results in the best final metric is used for complete decoding. Since the initial state of the trellis Algorithm 2 Partial Expansion Algorithm 1: {Finding Initial State} 2: bestmetric= 3: beststate= 0 4: for i = 0 to 2 K 1 do 5: Decoder(l,i,N,E) 6: if bestmetric< P M 1 then 7: bestmetric= P M 1 8: beststate= i 9: end if 10: end for 11: {Decoding} 12: Decoder(k,beststate,N,E) affects only the initial few decisions, partial expansion of the trellis is sufficient to decide on the initial state. The two modules, decoder and initial-state estimator could be implemented as separate modules for reasons discussed in Section The Modified Partial-Expansion Algorithm The algorithm in Section 3.1 can be further improved using a modified partial-expansion technique. The modified algorithm for finding the initial state is carried out in two stages. The first stage involves the expansion of all states to a depth d, which is a lot lesser than l, (5K l 6K). In the second stage, only those initial states, which resulted in the top X metrics, will be expanded up to depth l. The value of X and d must be chosen depending upon the processing rate and performance desired. From simulations, we find that typical values for d are chosen to be around 2K and X can be chosen to be around K at moderate to high SNRs (3dB and above for rate-1/2 codes). Algorithm 3 presents pseudocode for the modified partial-expansion stack decoder.

4 Algorithm 3 Modified Algorithm 1: {Stage I: Expansion of all states up to depth d} 2: for i = 0 to 2 K 1 do 3: Decoder(d,i,N,E) 4: finalmetric(i) = P M 1 5: end for 6: Sort finalmetric in descending order and store top X initial states in beststate(i), 1 i X 7: {Stage II: Expansion of top X states up to depth h} 8: bestmetric= 9: for all S 0 in beststate do 10: Continue Decoder(h,S 0,N,E) 11: if bestmetric< P M 1 then 12: bestmetric= P M 1 13: initstate= S 0 14: end if 15: end for 16: Decoder(k,initstate,N,E) FER dB,30 5dB,30 6dB,30 FER Vs Processing Rate;Points marked with SNR(dB),Stack Size 3dB,20 5dB,20 6dB,20 5dB,10 6dB, Processing Rate kbps 5dB,4 6dB,4 Figure 2: Operating points for the DSP implementation. 4. Implementation The proposed decoder is to be implemented as two modules - (1) state-estimation module and (2) the main decoder module. In this way, once the tailbiting initial state estimation of the packet is complete, the initial state can be passed on to the decoder module along with the input bits as shown in Fig. 1. Input Buffer Initial State Estimator Stack Decoder Output Figure 1: Two-stage implementation of the proposed decoder. The two modules could be implemented in different devices to facilitate pipe-lined operation. The first module could even be implemented in a non-dsp platform (such as FPGA) for reducing delay by exploiting parallelism inherent in the initial state estimation method. Simulations in C were used to determine the optimal values of d and X in the initial state estimation process. Note that the values will change with SNR. For the 64-state WiMax code, the correct initial state was among the entries in a list with X = 4 for a depth d = 10 for SNRs above 3dB. The second module was completely implemented in BF-533. The various operating points of the implementation are shown in Fig. 2. We see that a FER of 10 3 is possible with a stack size of 20 and a processing rate of (more than) 120 kbps. 5. Simulation Results In this section, we present simulation results to compare the performance and computational complexity of the proposed stack decoder with other decoders for tailbiting convolutional codes proposed in the literature. In Fig. 3, we have provided several plots of BER versus SNR for the rate-1/2 WiMax code. The BER plot for Algorithm 2 has been shown for two depths - l = 40 and l = 50 - for initial state estimation. Also shown is the BER plot for Algorithm 3 (with values of d and X optimised for each SNR). For comparison, we have plotted the performance of a Viterbi decoder aided by a (hypothetical) genie that provides the tailbiting initial state. The BER plot for the decoder proposed in [5] is also shown. We notice that the loss in performance because of our initial state estimation method and finite-sized stack decoding is roughly 1 db at a BER of 10 4 for Algorithm 2 and 2 db for Algorithm 3. The stack size was chosen to be 150 for the initial state estimation and 300 for the stack decoding at SNRs greater than 4dB. In Fig. 4, we have presented plots to compare computational complexity of the proposed decoder. The chosen measure of complexity is the number of expanded states of the trellis for decoding one information bit. For instance, in the genie-aided Viterbi algorithm, this number is 2 K. We have assumed that the computations required per state expansion is a constant across the various decoders under consideration. For stack decoders, the number of expanded states per information bit is a decreasing function of the SNR. From Fig. 4, we observe that the complexity of Algorithm 2 with depth 40 is about half of that of the decoder proposed in [5] at sufficiently high SNRs. The modified partial expansion is one-fourth as

5 Bit Error Rates For Different Decoders Computational Complexity 10 1 Partial Expansion Depth 40 Partial Expansion Depth 50 Wang And Bhargava Genie Viterbi Modified Partial Expansion Wang And Bhargava Modified Partial Expansion Partial Expansion Depth 50 Partial Expansion Depth 40 Bit Error Rate 10 3 States Extended Per Bit Signal To Noise Ratio(dB) Signal To Noise Ratio (db) Figure 3: Simulation results and comparison of BER for the WiMax code. Figure 4: Simulation results and comparison of computational complexity for the WiMax code. complex as the decoder of [5]. 6. Conclusion In conclusion, we see that the proposed stack decoding algorithm for tailbiting convolutional codes provides various useful trade-offs between BER performance and implementation complexity that are not available in previously proposed decoders. The loss in performance because of finite stack size is seen to be within reasonable limits given the gain in computational complexity. These decoders are good candidates for implementation in cellular base stations that require a flexible architecture. 7. References [1] G. D. Forney Jr., The Viterbi Algorithm, Proc. IEEE, Vol. 61, No. 3, pp , Mar [2] F.Jelinek, A Fast Sequential Decoding Algorithm Using A Stack, IBM J. Res. Dev, vol. 13, pp , Nov [3] Richard V. Cox, Carl-Erik W. Sundberg, An Efficient Adaptive Circular Viterbi Algorithm for Decoding Generalized Tailbiting Convolutional Codes, IEEE Trans. Veh. Tech., Vol. 43, No. 1, pp , Feb [4] H. H. Ma and J. K. Wolf, On tailbiting convolutional codes, IEEE Trans. Comm., vol. COM-34, pp , Feb [5] Qiang Wang and Vijay.K.Bhargava, An Efficient Maximum Likelihood Decoding Algorithm for Generalised Tailbiting Convolutional Codes Including Quasicyclic codes, IEEE Trans. Comm., Vol.37, No.8, pp , Aug [6] R. Y. Shao, Shu Lin and M. P. C. Fossorier, Two decoding algorithms for tailbiting codes, [7] Pal Orten, Sequential Decoding of Tailbiting Convolutional Codes for Hybrid ARQ on Wireless Channels, Proc. 49th IEEE Veh. Tech. Conf., Vol. 1, pp , May [8] Shu Lin and Daniel Costello, Error Control Coding, Second Edition, Prentice Hall, NJ, USA, 2004.

Design of Convolutional Codes for varying Constraint Lengths

Design of Convolutional Codes for varying Constraint Lengths Design of Convolutional Codes for varying Constraint Lengths S VikramaNarasimhaReddy 1, Charan Kumar K 2, Neelima Koppala 3 1,2 MTech(VLSI) Student, 3 Assistant Professor, ECE Department, SreeVidyanikethan

More information

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can 208 IEEE TRANSACTIONS ON MAGNETICS, VOL 42, NO 2, FEBRUARY 2006 Structured LDPC Codes for High-Density Recording: Large Girth and Low Error Floor J Lu and J M F Moura Department of Electrical and Computer

More information

A New List Decoding Algorithm for Short-Length TBCCs With CRC

A New List Decoding Algorithm for Short-Length TBCCs With CRC Received May 15, 2018, accepted June 11, 2018, date of publication June 14, 2018, date of current version July 12, 2018. Digital Object Identifier 10.1109/ACCESS.2018.2847348 A New List Decoding Algorithm

More information

A State-Reduction Viterbi Decoder for Convolutional Codes with Large Constraint Lengths

A State-Reduction Viterbi Decoder for Convolutional Codes with Large Constraint Lengths A State-Reduction Viterbi Decoder for Convolutional Codes with Large Constraint Lengths Prepared by Sun-Sen Wang Advisory by Prof. Po-Ning Chen In Partial Fulfillment of the Requirements For the Degree

More information

On combining chase-2 and sum-product algorithms for LDPC codes

On combining chase-2 and sum-product algorithms for LDPC codes University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 2012 On combining chase-2 and sum-product algorithms

More information

Improving Wireless Packet Throughput Using Hybrid-I1 ARQ and Physical Layer Side Information

Improving Wireless Packet Throughput Using Hybrid-I1 ARQ and Physical Layer Side Information Improving Wireless Packet Throughput Using Hybrid-I1 ARQ and Physical Layer Side Information Cheing-hong Lin and Jingshown Wu Room 519 Department of Electrical Engineering and Graduate Institute of Communication

More information

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning Lowering the Error Floors of Irregular High- LDPC Codes by Graph Conditioning Wen-Yen Weng, Aditya Ramamoorthy and Richard D. Wesel Electrical Engineering Department, UCLA, Los Angeles, CA, 90095-594.

More information

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH Haotian Zhang and José M. F. Moura Department of Electrical and Computer Engineering Carnegie Mellon University, Pittsburgh, PA 523 {haotian,

More information

Kevin Buckley

Kevin Buckley Kevin Buckley - 69 ECE877 Information Theory & Coding for Digital Communications Villanova University ECE Department Prof. Kevin M. Buckley Lecture Set 3 Convolutional Codes x c (a) (b) (,) (,) (,) (,)

More information

Viterbi Algorithm for error detection and correction

Viterbi Algorithm for error detection and correction IOSR Journal of Electronicsl and Communication Engineering (IOSR-JECE) ISSN: 2278-2834-, ISBN: 2278-8735, PP: 60-65 www.iosrjournals.org Viterbi Algorithm for error detection and correction Varsha P. Patil

More information

A Review on Analysis on Codes using Different Algorithms

A Review on Analysis on Codes using Different Algorithms A Review on Analysis on Codes using Different Algorithms Devansh Vats Gaurav Kochar Rakesh Joon (ECE/GITAM/MDU) (ECE/GITAM/MDU) (HOD-ECE/GITAM/MDU) Abstract-Turbo codes are a new class of forward error

More information

THERE has been great interest in recent years in coding

THERE has been great interest in recent years in coding 186 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 16, NO. 2, FEBRUARY 1998 Concatenated Decoding with a Reduced-Search BCJR Algorithm Volker Franz and John B. Anderson, Fellow, IEEE Abstract We

More information

Improved Soft-Decision Decoding of RSCC Codes

Improved Soft-Decision Decoding of RSCC Codes 2013 IEEE Wireless Communications and Networking Conference (WCNC): PHY Improved Soft-Decision Decoding of RSCC Codes Li Chen School of Information Science and Technology, Sun Yat-sen University Guangzhou,

More information

Implementation of reduced memory Viterbi Decoder using Verilog HDL

Implementation of reduced memory Viterbi Decoder using Verilog HDL IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 8, Issue 4 (Nov. - Dec. 2013), PP 73-79 Implementation of reduced memory Viterbi Decoder

More information

IEEE 802.3ap Codes Comparison for 10G Backplane System

IEEE 802.3ap Codes Comparison for 10G Backplane System IEEE 802.3ap Codes Comparison for 10G Backplane System March, 2005 Boris Fakterman, Intel boris.fakterman@intel.com Presentation goal The goal of this presentation is to compare Forward Error Correction

More information

Error Control Coding for MLC Flash Memories

Error Control Coding for MLC Flash Memories Error Control Coding for MLC Flash Memories Ying Y. Tai, Ph.D. Cadence Design Systems, Inc. ytai@cadence.com August 19, 2010 Santa Clara, CA 1 Outline The Challenges on Error Control Coding (ECC) for MLC

More information

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis Application Note: All Virtex and Spartan FPGA Families XAPP551 (v2.) July 3, 21 Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis Summary Many digital communication

More information

An FPGA Based Adaptive Viterbi Decoder

An FPGA Based Adaptive Viterbi Decoder An FPGA Based Adaptive Viterbi Decoder Sriram Swaminathan Russell Tessier Department of ECE University of Massachusetts Amherst Overview Introduction Objectives Background Adaptive Viterbi Algorithm Architecture

More information

High Speed ACSU Architecture for Viterbi Decoder Using T-Algorithm

High Speed ACSU Architecture for Viterbi Decoder Using T-Algorithm High Speed ACSU Architecture for Viterbi Decoder Using T-Algorithm Atish A. Peshattiwar & Tejaswini G. Panse Department of Electronics Engineering, Yeshwantrao Chavan College of Engineering, E-mail : atishp32@gmail.com,

More information

Low-Power Adaptive Viterbi Decoder for TCM Using T-Algorithm

Low-Power Adaptive Viterbi Decoder for TCM Using T-Algorithm International Journal of Scientific and Research Publications, Volume 3, Issue 8, August 2013 1 Low-Power Adaptive Viterbi Decoder for TCM Using T-Algorithm MUCHHUMARRI SANTHI LATHA*, Smt. D.LALITHA KUMARI**

More information

Low Complexity Architecture for Max* Operator of Log-MAP Turbo Decoder

Low Complexity Architecture for Max* Operator of Log-MAP Turbo Decoder International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2015 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Low

More information

ELEC 691X/498X Broadcast Signal Transmission Winter 2018

ELEC 691X/498X Broadcast Signal Transmission Winter 2018 ELEC 691X/498X Broadcast Signal Transmission Winter 2018 Instructor: DR. Reza Soleymani, Office: EV 5.125, Telephone: 848 2424 ext.: 4103. Office Hours: Wednesday, Thursday, 14:00 15:00 Slide 1 In this

More information

A New MIMO Detector Architecture Based on A Forward-Backward Trellis Algorithm

A New MIMO Detector Architecture Based on A Forward-Backward Trellis Algorithm A New MIMO etector Architecture Based on A Forward-Backward Trellis Algorithm Yang Sun and Joseph R Cavallaro epartment of Electrical and Computer Engineering Rice University, Houston, TX 775 Email: {ysun,

More information

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Authors: Bill Wilkie and Beth Cowie

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Authors: Bill Wilkie and Beth Cowie Application Note: All Virtex and Spartan FPGA Families XAPP551 (1.0) February 14, 2005 R Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Authors: Bill Wilkie and Beth Cowie Summary

More information

Weight distribution of turbo codes with convolutional interleavers

Weight distribution of turbo codes with convolutional interleavers University of Wollongong Research Online Faculty of Engineering - Papers (Archive) Faculty of Engineering and Information Sciences 27 distribution of turbo codes with convolutional interleavers S. Vafi

More information

The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].

The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1]. Lekha IP Core: LW RI 1002 3GPP LTE Turbo Decoder IP Core V1.0 The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS 36.212 V 10.5.0 Release 10[1]. Introduction The Lekha IP 3GPP

More information

Design of Convolution Encoder and Reconfigurable Viterbi Decoder

Design of Convolution Encoder and Reconfigurable Viterbi Decoder RESEARCH INVENTY: International Journal of Engineering and Science ISSN: 2278-4721, Vol. 1, Issue 3 (Sept 2012), PP 15-21 www.researchinventy.com Design of Convolution Encoder and Reconfigurable Viterbi

More information

Convolutional Codes. COS 463: Wireless Networks Lecture 9 Kyle Jamieson. [Parts adapted from H. Balakrishnan]

Convolutional Codes. COS 463: Wireless Networks Lecture 9 Kyle Jamieson. [Parts adapted from H. Balakrishnan] Convolutional Codes COS 463: Wireless Networks Lecture 9 Kyle Jamieson [Parts adapted from H. Balakrishnan] Today 1. Encoding data using convolutional codes Encoder state Changing code rate: Puncturing

More information

Hybrid Coding Gain and Hybrid ARQ Based on Conception of Majority Voting

Hybrid Coding Gain and Hybrid ARQ Based on Conception of Majority Voting Hybrid Coding Gain and Hybrid ARQ Based on Conception of Majority Voting Hsin-Kun Lai and Erl-Huei Lu Chin Min Institute of Technology, Chang Gung University No. 110, Syuefu Rd., Toufen Township, Miaoli

More information

International Journal of Science Engineering and Advance Technology, IJSEAT, Vol 2, Issue 11, November ISSN

International Journal of Science Engineering and Advance Technology, IJSEAT, Vol 2, Issue 11, November ISSN Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder Thalakayala Eleesha #1 V.G.Pavan Kumar #2 #1 Student, M.Tech (VLSI), #2 Assistant Professor, Sri Vasavi

More information

IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA

IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA Lakshmy Sukumaran 1, Dharani K G 2 1 Student, Electronics and communication, MVJ College of Engineering, Bangalore-560067

More information

Performance of Truncated Type-II Hybrid ARQ Schemes with Noisy Feedback over Block Fading Channels

Performance of Truncated Type-II Hybrid ARQ Schemes with Noisy Feedback over Block Fading Channels IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 48, NO. 9, SEPTEMBER 2000 1477 Performance of Truncated Type-II Hybrid ARQ Schemes with Noisy Feedback over Block Fading Channels Esa Malkamäki, Member, IEEE,

More information

Comparative Performance Analysis of Block and Convolution Codes

Comparative Performance Analysis of Block and Convolution Codes Comparative Performance Analysis of Block and Convolution Codes Manika Pandey M.Tech scholar, ECE DIT University Dehradun Vimal Kant Pandey Assistant Professor/ECE DIT University Dehradun ABSTRACT Error

More information

On the performance of turbo codes with convolutional interleavers

On the performance of turbo codes with convolutional interleavers University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 5 On the performance of turbo codes with convolutional interleavers Sina

More information

Computation of posterior marginals on aggregated state models for soft source decoding

Computation of posterior marginals on aggregated state models for soft source decoding Computation of posterior marginals on aggregated state models for soft source decoding Simon Malinowski IRISA/University of Rennes Hervé Jégou INRIA Christine Guillemot IRISA/INRIA Abstract Optimum soft

More information

A Route Selection Scheme for Multi-Route Coding in Multihop Cellular Networks

A Route Selection Scheme for Multi-Route Coding in Multihop Cellular Networks A Route Selection Scheme for Multi-Route Coding in Multihop Cellular Networks Hiraku Okada,HitoshiImai, Takaya Yamazato, Masaaki Katayama, Kenichi Mase Center for Transdisciplinary Research, Niigata University,

More information

TURBO codes, [1], [2], have attracted much interest due

TURBO codes, [1], [2], have attracted much interest due 800 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 47, NO. 2, FEBRUARY 2001 Zigzag Codes and Concatenated Zigzag Codes Li Ping, Member, IEEE, Xiaoling Huang, and Nam Phamdo, Senior Member, IEEE Abstract

More information

ISSN (Print) Research Article. *Corresponding author Akilambigai P

ISSN (Print) Research Article. *Corresponding author Akilambigai P Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 2016; 4(5):223-227 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources)

More information

Performance of Hybrid ARQ Techniques for WCDMA High Data Rates

Performance of Hybrid ARQ Techniques for WCDMA High Data Rates Performance of Hybrid ARQ Techniques for WCDMA High Data Rates Esa Malkamalu, Deepak Mathew, Seppo Hamalainen Nokia Research Center P.O. Box 47, FN-45 Nokia Group, Finland esa.malkamaki @nokia.com Abstract

More information

Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes

Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes Saleh Usman, Mohammad M. Mansour, Ali Chehab Department of Electrical and Computer Engineering American University of Beirut Beirut

More information

Research Article Cooperative Signaling with Soft Information Combining

Research Article Cooperative Signaling with Soft Information Combining Electrical and Computer Engineering Volume 2010, Article ID 530190, 5 pages doi:10.1155/2010/530190 Research Article Cooperative Signaling with Soft Information Combining Rui Lin, Philippa A. Martin, and

More information

{ rizwan.rasheed, aawatif.menouni eurecom.fr,

{ rizwan.rasheed, aawatif.menouni eurecom.fr, Reconfigurable Viterbi Decoder for Mobile Platform Rizwan RASHEED, Mobile Communications Department, Institut Eurecom, Sophia Antipolis, France Aawatif MENOUNI HAYAR, Mobile Communications Department,

More information

LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision

LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLIC HERE TO EDIT < LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision Bo Yuan and eshab. Parhi, Fellow,

More information

/$ IEEE

/$ IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 1, JANUARY 2009 81 Bit-Level Extrinsic Information Exchange Method for Double-Binary Turbo Codes Ji-Hoon Kim, Student Member,

More information

Cooperative Communications

Cooperative Communications Cooperative Wideband Radio Fabio Belloni fbelloni@wooster.hut.fi Outline Introduction. Historical Background. Cooperative : cellular and ad-hoc networks. relay channel. performance evaluation. Functions

More information

An Efficient Selective-Repeat ARQ Scheme for Half-duplex Infrared Links under High Bit Error Rate Conditions

An Efficient Selective-Repeat ARQ Scheme for Half-duplex Infrared Links under High Bit Error Rate Conditions This full text paper was peer reviewed at the direction of IEEE Communications Society subject matter experts for publication in the IEEE CCNC 26 proceedings. An Efficient Selective-Repeat ARQ Scheme for

More information

SECRET SHARING IN FAST FADING CHANNELS BASED ON RELIABILITY-BASED HYBRID ARQ

SECRET SHARING IN FAST FADING CHANNELS BASED ON RELIABILITY-BASED HYBRID ARQ SECRET SHARING IN FAST FADING CHANNELS BASED ON RELIABILITY-BASED HYBRID ARQ Chan Wong Wong, John M. Shea, and Tan F. Wong Wireless Information Networking Group (WING) Department of Electrical and Computer

More information

Design of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar

Design of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar International Journal of Scientific & Engineering Research Volume 2, Issue 6, June-2011 1 Design of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar Abstract

More information

Robust IP and UDP-lite header recovery for packetized multimedia transmission

Robust IP and UDP-lite header recovery for packetized multimedia transmission Robust IP and UDP-lite header recovery for packetized multimedia transmission Michel Kieffer, François Mériaux To cite this version: Michel Kieffer, François Mériaux. Robust IP and UDP-lite header recovery

More information

FORWARD ERROR CORRECTION CODING TECHNIQUES FOR RELIABLE COMMUNICATION SYSTEMS

FORWARD ERROR CORRECTION CODING TECHNIQUES FOR RELIABLE COMMUNICATION SYSTEMS FORWARD ERROR CORRECTION CODING TECHNIQUES FOR RELIABLE COMMUNICATION SYSTEMS Jyoti Sharma Department of ECE Sri Sai College of Engg. & Technology, Badhani, Punjab, India Priya Department of ECE Sri Sai

More information

Channel Decoding in Wireless Communication Systems using Deep Learning

Channel Decoding in Wireless Communication Systems using Deep Learning Channel Decoding in Wireless Communication Systems using Deep Learning Gaurang Naik 12/11/2017 Deep Learning Course Project Acknowledgements: Navneet Agrawal, TU Berlin Error Control Coding Wireless Communication

More information

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713 International Journal of Engineering Research and Development e-issn : 2278-067X, p-issn : 2278-800X,.ijerd.com Volume 2, Issue 5 (July 2012), PP. 37-41 Implementation of a Turbo Encoder and Turbo Decoder

More information

TECHNICAL RESEARCH REPORT

TECHNICAL RESEARCH REPORT TECHNICAL RESEARCH REPORT An Adaptive Hybrid FEC/ARQ Protocol Using Turbo Codes for Multi-Media Transmission of ATM over Wireless Networks by Wai-Chung Chan, Evaggelos Geraniotis CSHCN TR 97-37 (ISR TR

More information

Fault Tolerant Parallel Filters Based on ECC Codes

Fault Tolerant Parallel Filters Based on ECC Codes Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 597-605 Research India Publications http://www.ripublication.com Fault Tolerant Parallel Filters Based on

More information

VHDL Implementation of different Turbo Encoder using Log-MAP Decoder

VHDL Implementation of different Turbo Encoder using Log-MAP Decoder 49 VHDL Implementation of different Turbo Encoder using Log-MAP Decoder Akash Kumar Gupta and Sanjeet Kumar Abstract Turbo code is a great achievement in the field of communication system. It can be created

More information

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY K.Maheshwari M.Tech VLSI, Aurora scientific technological and research academy, Bandlaguda, Hyderabad. k.sandeep kumar Asst.prof,

More information

T325 Summary T305 T325 B BLOCK 4 T325. Session 3. Dr. Saatchi, Seyed Mohsen. Prepared by:

T325 Summary T305 T325 B BLOCK 4 T325. Session 3. Dr. Saatchi, Seyed Mohsen. Prepared by: T305 T325 B BLOCK 4 T325 Summary Prepared by: Session 3 [Type Dr. Saatchi, your address] Seyed Mohsen [Type your phone number] [Type your e-mail address] Dr. Saatchi, Seyed Mohsen T325 Error Control Coding

More information

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method Journal of Wireless Networking and Communications 2012, 2(4): 29-34 DOI: 10.5923/j.jwnc.20120204.01 Reduced Complexity of Decoding Algorithm for Irregular Rachid El Alami *, Mostafa Mrabti, Cheikh Bamba

More information

Exact and Approximate Algorithms for ML Decoding on Tail-Biting Trellises

Exact and Approximate Algorithms for ML Decoding on Tail-Biting Trellises Exact and Approximate Algorithms for ML Decoding on Tail-Biting Trellises Priti Shankar A.S. Madhu Aditya Nori IISc-CSA-TR-2005-3 http://archive.csa.iisc.ernet.in/tr/2005/3/ Computer Science and Automation

More information

SIMULATING CDPD NETWORKS USING OPNET

SIMULATING CDPD NETWORKS USING OPNET Michael Jiang Stephen Hardy Ljiljana Trajkovic SIMULATING CDPD NETWORKS USING OPNET TM Communication Networks Laboratory School of Engineering Science Simon Fraser University Road Map Introduction Simulation

More information

Super Codes: A Flexible Multi Rate Coding System

Super Codes: A Flexible Multi Rate Coding System Super Codes: A Flexible Multi Rate Coding System Steven S. Pietrobon Small World Communications, 6 First Avenue, Payneham South SA 57, Australia. E mail: steven@sworld.com.au Abstract: We define super

More information

Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2

Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2 Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2 1 Department of ECE, SDM College of Engineering and Technology, Dharwad, India 2 Department of ECE, Dayanand

More information

On the construction of Tanner graphs

On the construction of Tanner graphs On the construction of Tanner graphs Jesús Martínez Mateo Universidad Politécnica de Madrid Outline Introduction Low-density parity-check (LDPC) codes LDPC decoding Belief propagation based algorithms

More information

Analyzing the effect of timer timeout and packet length on the performance of error control protocols

Analyzing the effect of timer timeout and packet length on the performance of error control protocols Analyzing the effect of timer timeout and packet length on the performance of error control protocols Abstract: In the present day computer networks quality of service is a major issue, which invariably

More information

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes 1 U.Rahila Begum, 2 V. Padmajothi 1 PG Student, 2 Assistant Professor 1 Department Of

More information

A Hybrid ARQ Scheme for Resilient Packet Header Compression

A Hybrid ARQ Scheme for Resilient Packet Header Compression A Hybrid ARQ Scheme for Resilient Packet Compression Vijay A Suryavanshi and Aria Nosratinia Multimedia Communications Laboratory, The University of Texas at Dallas Richardson, TX 7083-0688, USA E-mail:

More information

A Modified Medium Access Control Algorithm for Systems with Iterative Decoding

A Modified Medium Access Control Algorithm for Systems with Iterative Decoding A Modified Medium Access Control Algorithm for Systems with Iterative Decoding Inkyu Lee Carl-Erik W. Sundberg Sunghyun Choi Dept. of Communications Eng. Korea University Seoul, Korea inkyu@korea.ac.kr

More information

Distributed Decoding in Cooperative Communications

Distributed Decoding in Cooperative Communications Distributed Decoding in Cooperative Communications Marjan Karkooti and Joseph R. Cavallaro Rice University, Department of Electrical and Computer Engineering, Houston, TX, 77005 {marjan,cavallar} @rice.edu

More information

Payload Length and Rate Adaptation for Throughput Optimization in Wireless LANs

Payload Length and Rate Adaptation for Throughput Optimization in Wireless LANs Payload Length and Rate Adaptation for Throughput Optimization in Wireless LANs Sayantan Choudhury and Jerry D. Gibson Department of Electrical and Computer Engineering University of Califonia, Santa Barbara

More information

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 11, Issue 4, Ver. III (Jul.-Aug.2016), PP 06-10 www.iosrjournals.org Performance Analysis

More information

BER Guaranteed Optimization and Implementation of Parallel Turbo Decoding on GPU

BER Guaranteed Optimization and Implementation of Parallel Turbo Decoding on GPU 2013 8th International Conference on Communications and Networking in China (CHINACOM) BER Guaranteed Optimization and Implementation of Parallel Turbo Decoding on GPU Xiang Chen 1,2, Ji Zhu, Ziyu Wen,

More information

A Theoretical Evaluation of the G-TOR Hybrid ARQ Protocol

A Theoretical Evaluation of the G-TOR Hybrid ARQ Protocol A Theoretical Evaluation of the G-TOR Hybrid ARQ Protocol Glenn E. Prescott, WB@SKX Phil Anderson, W@X ABSTRACT The recently-introduced G-TOR protocol for HF data communications employs several features

More information

Enhanced Hexagon with Early Termination Algorithm for Motion estimation

Enhanced Hexagon with Early Termination Algorithm for Motion estimation Volume No - 5, Issue No - 1, January, 2017 Enhanced Hexagon with Early Termination Algorithm for Motion estimation Neethu Susan Idiculay Assistant Professor, Department of Applied Electronics & Instrumentation,

More information

Technology, Taipei City, Taiwan, R.O.C. b Department of Electrical Engineering, National Chiao-Tung University, Hsinchu City,

Technology, Taipei City, Taiwan, R.O.C. b Department of Electrical Engineering, National Chiao-Tung University, Hsinchu City, This article was downloaded by: [National Chiao Tung University 國立交通大學 ] On: 28 April 2014, At: 11:30 Publisher: Taylor & Francis Informa Ltd Registered in England and Wales Registered Number: 1072954

More information

Non-Binary Turbo Codes Interleavers

Non-Binary Turbo Codes Interleavers Non-Binary Turbo Codes Interleavers Maria KOVACI, Horia BALTA University Polytechnic of Timişoara, Faculty of Electronics and Telecommunications, Postal Address, 30223 Timişoara, ROMANIA, E-Mail: mariakovaci@etcuttro,

More information

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 Arulmozhi M. 1, Nandini G. Iyer 2, Anitha M. 3 Assistant Professor, Department of EEE, Rajalakshmi Engineering College, Chennai, India

More information

Chip Design for Turbo Encoder Module for In-Vehicle System

Chip Design for Turbo Encoder Module for In-Vehicle System Chip Design for Turbo Encoder Module for In-Vehicle System Majeed Nader Email: majeed@wayneedu Yunrui Li Email: yunruili@wayneedu John Liu Email: johnliu@wayneedu Abstract This paper studies design and

More information

PURE automatic repeat request (ARQ), type-i hybrid ARQ

PURE automatic repeat request (ARQ), type-i hybrid ARQ IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 47, NO. 2, FEBRUARY 1999 281 Performance of a Type-II Hybrid ARQ Protocol in Slotted DS-SSMA Packet Radio Systems Qian Zhang, Tan F. Wong, and James S. Lehnert,

More information

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes 1 Prakash K M, 2 Dr. G S Sunitha 1 Assistant Professor, Dept. of E&C, Bapuji Institute of Engineering and Technology,

More information

FORWARD error correction (FEC) is one of the key

FORWARD error correction (FEC) is one of the key 3052 IEEE COMMUNICATIONS SURVEYS & TUTORIALS, VOL. 18, NO. 4, FOURTH QUARTER 2016 Turbo Product Codes: Applications, Challenges, and Future Directions H. Mukhtar, Member, IEEE, A. Al-Dweik, Senior Member,

More information

Adaptive Error Control Module. Quality-Critical Traffic. HTTP, FTP, and HARQ. Time-Critical Traffic AFEC. rt-audtio and rt-video. Data.

Adaptive Error Control Module. Quality-Critical Traffic. HTTP, FTP, and  HARQ. Time-Critical Traffic AFEC. rt-audtio and rt-video. Data. Adaptive Error Control Scheme for Multimedia Applications in Integrated Terrestrial-Satellite Wireless Networks Sungrae Cho Broadband and Wireless Networking Laboratory School of Electrical and Computer

More information

Quality versus Intelligibility: Evaluating the Coding Trade-offs for American Sign Language Video

Quality versus Intelligibility: Evaluating the Coding Trade-offs for American Sign Language Video Quality versus Intelligibility: Evaluating the Coding Trade-offs for American Sign Language Video Frank Ciaramello, Jung Ko, Sheila Hemami School of Electrical and Computer Engineering Cornell University,

More information

6.962 Graduate Seminar in Communications Turbo-Like Codes: Structure, Design Criteria, and Variations

6.962 Graduate Seminar in Communications Turbo-Like Codes: Structure, Design Criteria, and Variations 6.962 Graduate Seminar in Communications Turbo-Like Codes: Structure, Design Criteria, and Variations Presenter: J. Nicholas Laneman October 18, 2000 1 Summary Broadening our treatment of capacity-approaching

More information

TSG-RAN Working Group 2 (Radio layer 2 and Radio layer 3) TSGR2#2(99)085 Stockholm 8th to 11th March 1999

TSG-RAN Working Group 2 (Radio layer 2 and Radio layer 3) TSGR2#2(99)085 Stockholm 8th to 11th March 1999 TSG-RAN Working Group 2 (Radio layer 2 and Radio layer 3) TSGR2#2(99)085 Stockholm 8th to 11th March 1999 Agenda Item: 8.3.2 Source: Title: Document for: Siemens AG ARQ error control techniques Decision

More information

< Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview

<  Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview Project IEEE 802.20 Working Group on Mobile Broadband Wireless Access Title Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview Date Submitted Source(s):

More information

Effect of Payload Length Variation and Retransmissions on Multimedia in a WLANs

Effect of Payload Length Variation and Retransmissions on Multimedia in a WLANs Effect of Payload Length Variation and Retransmissions on Multimedia in 8.a WLANs Sayantan Choudhury Dept. of Electrical and Computer Engineering sayantan@ece.ucsb.edu Jerry D. Gibson Dept. of Electrical

More information

IEEE Broadband Wireless Access Working Group <http://ieee802.org/16>

IEEE Broadband Wireless Access Working Group <http://ieee802.org/16> Project Title Date Submitted IEEE 802.6 Broadband Wireless Access Working Group FEC Performance of Concatenated Reed-Solomon and Convolutional Coding with Interleaving 2000-06-08

More information

ARITHMETIC operations based on residue number systems

ARITHMETIC operations based on residue number systems IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 2, FEBRUARY 2006 133 Improved Memoryless RNS Forward Converter Based on the Periodicity of Residues A. B. Premkumar, Senior Member,

More information

Expectation and Maximization Algorithm for Estimating Parameters of a Simple Partial Erasure Model

Expectation and Maximization Algorithm for Estimating Parameters of a Simple Partial Erasure Model 608 IEEE TRANSACTIONS ON MAGNETICS, VOL. 39, NO. 1, JANUARY 2003 Expectation and Maximization Algorithm for Estimating Parameters of a Simple Partial Erasure Model Tsai-Sheng Kao and Mu-Huo Cheng Abstract

More information

High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder

High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder I J C T A, 9(24), 2016, pp. 291-298 International Science Press High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder Parvathy M.*, Ganesan R.*,** and Tefera

More information

Context based optimal shape coding

Context based optimal shape coding IEEE Signal Processing Society 1999 Workshop on Multimedia Signal Processing September 13-15, 1999, Copenhagen, Denmark Electronic Proceedings 1999 IEEE Context based optimal shape coding Gerry Melnikov,

More information

Analysis of Circular Buffer Rate Matching for LTE Turbo Code

Analysis of Circular Buffer Rate Matching for LTE Turbo Code Analysis of Circular Buffer Rate Matching for LTE Turbo Code Jung-Fu (Thomas) Cheng *, Ajit Nimbalker +, Yufei Blankenship +, Brian Classon +, and T. Keith Blankenship + * Ericsson Research, RTP, NC, USA

More information

Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation

Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation In-Cheol Park and Se-Hyeon Kang Department of Electrical Engineering and Computer Science, KAIST {icpark, shkang}@ics.kaist.ac.kr

More information

The design and implementation of TPC encoder and decoder

The design and implementation of TPC encoder and decoder Journal of Physics: Conference Series PAPER OPEN ACCESS The design and implementation of TPC encoder and decoder To cite this article: L J Xiang et al 016 J. Phys.: Conf. Ser. 679 0103 Related content

More information

Inefficiency of Bargaining Solution in Multiuser Relay Network

Inefficiency of Bargaining Solution in Multiuser Relay Network International Conference on Electrical and Computer Engineering ICECE'2015 Dec. 15-16, 2015 Pattaya Thailand Inefficiency of Bargaining Solution in Multiuser Relay Network Supenporn.Somjit, Pattarawit

More information

LOW-density parity-check (LDPC) codes have attracted

LOW-density parity-check (LDPC) codes have attracted 2966 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 50, NO. 12, DECEMBER 2004 LDPC Block and Convolutional Codes Based on Circulant Matrices R. Michael Tanner, Fellow, IEEE, Deepak Sridhara, Arvind Sridharan,

More information

Blind Sequence Detection Without Channel Estimation

Blind Sequence Detection Without Channel Estimation IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL 50, NO 7, JULY 2002 1735 Blind Sequence Detection Without Channel Estimation Xiaohua Li, Member, IEEE Abstract This paper proposes a new blind sequence estimation

More information

A Novel Area Efficient Folded Modified Convolutional Interleaving Architecture for MAP Decoder

A Novel Area Efficient Folded Modified Convolutional Interleaving Architecture for MAP Decoder A Novel Area Efficient Folded Modified Convolutional Interleaving Architecture for Decoder S.Shiyamala Department of ECE SSCET Palani, India. Dr.V.Rajamani Principal IGCET Trichy,India ABSTRACT This paper

More information

Sample solution to Midterm

Sample solution to Midterm College of Computer & Information Science Spring 2007 Northeastern University Handout 10 CSG250: Wireless Networks 27 February 2007 Sample solution to Midterm Part I (4 4 = 16 points) 1. Explain how the

More information

Approximate Linear Time ML Decoding on Tail-Biting Trellises in Two Rounds

Approximate Linear Time ML Decoding on Tail-Biting Trellises in Two Rounds Approximate Linear Time ML Decoding on Tail-Biting Trellises in Two Rounds K. Murali Krishnan, Priti Shankar Dept. of Computer Science and Automation Indian Institute of Science, Bangalore - 560012, India

More information