TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications
|
|
- Jordan Spencer
- 6 years ago
- Views:
Transcription
1 TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications Gawon Kim, Dong Gun Kam, and Joungho Kim Dept. of EECS, KAIST Korea Advanced Institute of Science and Technology Daejeon, Korea Abstract Meander (serpentine) delay lines are generally used for controlling the skew of the traces in high-speed Printed Circuit Board (PCB) applications. They consist of equal-length unit lines closely packed to each other. However the meander lines deteriorate the total time delay and the waveform distortion in the end of the lines, since each unit line is tightly coupled. In this paper, to predict accurate Time-Domain Reflectometry/Time- Domain Transmit (TDR/TDT) waveforms by crosstalk in the single and differential meander line, simple TDR/TDT equations are proposed in point of the signal integrity. The proposed TDR/TDT waveform equations are verified by using TDR/TDT measurements in the single and differential meander delay lines. efficient design method to predict the signal distortion caused by meander delay line. Keywords-crosstalk; meander; delay; serpentine; differential line; Time-Domain Reflectometry; TDR; Time-Domain Transmit; TDT I. INTRODUCTION Nowadays, as electrical devices become more and more mobile, the integration density in package or Printed Circuit Board (PCB) is higher, and the size of the PCB in electrical devices gets smaller. However the data transferred between chips or packages are required to have a fixed time delay to minimize the skew of the data. At that case, the delay transmission lines are certainly needed but they can not consider the shape of simple lines due to the space limitation. Consequently one popular design is the meander (serpentine) delay line that consists of equal-length unit lines closely packed to each other. Noise by Crosstalk become important design issues of delay line having small room in modern high-speed digital systems. Then, the capacitive and inductive coupling occur between unit lines of the meander delay line and they cause the near-end and far-end crosstalk [1-2]. The induced Crosstalks in meander delay line distort Time- Domain Reflectometry/Time-Domain Transmit (TDR/TDT) waveforms as shown Figure 1 [3-4]. Figure 1 shows the top view of the motherboard of laptop personal computer, including single meander delay line design. Many computation methods for the meander delay line have been intensively studied because simulations should be preceded before meander delay line design [5-6]. In practical situations, PCB designers would prefer to have a simple and Figure 1. TDR/TDT waveforms in signle meander delay line Furthermore differential signaling has become a popular choice for multi-gigabit digital applications, offering superior immunity to common mode noise such as crosstalk and simultaneous switching noise [7]. The meander delay lines have been recently employed in differential signaling; it is named differential meander delay line. However previous works for the differential meander delay line have not been enough to accurately calculate the TDR/TDT waveforms [8]. In this paper, the TDR/TDT waveforms are analyzed in single and differential meander line and simple TDR/TDT equations are proposed to predict crosstalk due to meander delay line. II. TDR/TDT ANALYSIS BY CROSSTALK IN SINGLE MEANDER DELAY LINES Figure 2 shows general single meander delay line. Single meander delay line has three design parameters; those are the time delay of unit line and a space between unit lines, and the number of unit lines. Because the line width and the height of PCB (Printed Circuit Board) are determined by characteristic impedance, they are excluded from design parameters of single meander delay line. Surely if the space between unit lines becomes larger and larger, the induced crosstalk is lower and lower, but it is improper in the design goal, compact design X/06/$20.00 (c)2006 IEEE 657
2 Hence space between unit lines is suitably as small as occurring coupling mechanism. When the step pulse travels from the start point of each unit line, the rising edge induces far-end crosstalks and near-end crosstalks on adjacent unit lines [2]. At that time, the far-end crosstalks named F1, F2_1, F2_2, and F3 are propagated in input direction. Figure 4 represents generation points of the farend crosstalks and the TDR waveform in single meander line with 3 unit lines. It is noted that the far-end crosstalks affects only the TDR waveform. Figure 2. General Single Meander Delay Line Analysis of TDR/TDT waveforms in the single meander delay line is explained by giving a simple example, that is, single meander line with 3 unit lines as shown Figure 3. The step pulse is induced in the start of input at initial time. Assume that the crosstalk upward of second is ignored and length of bending line is ignored. TD is a time delay of one unit line. (a) Generation Points of the far-end crosstalks (b) TDT waveform Figure 5. TDT waveform Analysis in signle meander line with 3 unit lines, TD means the time delahy of one unit line Figure 3. Single meander delay line with 3 unit lines (a) Generation points of the far-end crosstalks The near-end crosstalks named N1, N2_1, N2_2, and N3 travel to the direction of the end of meander delay line. Figure 5 describes generation points of the near-end crosstalks and the TDT waveform in the single meander line with 3 unit lines. It should be also noted that TDT waveform is affected only the near-end crosstalk to the contrary of the TDR waveform. As described above, the TDR/TDT waveforms of single meander delay line contained the effects of the far-end crosstalks and the near-end crosstalks. The total TDR waveform is composed of the step pulse and 2 times far-end crosstalks at each 2TD. The magnitude of far-end crosstalk is determined by far-end crosstalk coefficient that is calculated from coupled line structure [2]. The total TDT waveform is formed the transmitted step pulse and the near-end crosstalks. The near-end crosstalk has the magnitude depending heavily on the number of unit lines, N, and occurs before and after arrival of the transmitted step pulse during 2TD. Hence the general TDR/TDT equations are proposed in single meander lines. In single meander line with N unit lines, the proposed equation of TDR waveform is represented as: TDR waveform of single meander line (b) TDR waveform Figure 4. TDR waveform Analysis in signle meander line with 3 unit lines, TD means the time delahy of one unit line N = V h u( t) kfext δ( t 2nTD) (1) n=1 In single meander line with N unit lines, the equation of TDT waveform is depicted as: X/06/$20.00 (c)2006 IEEE 658
3 TDT waveform of single meander line u = Vh + ( t N TD) ( N 1) k [ u( t ( N 2) TD) u( t ( N + 2) TD) ] where TD: Time delay of one unit line k : A near-end crosstalk coefficient k : A far-end crosstalk coefficient FEXT N: The number of unit lines δ (t) : Delta pulse u () t : Unit step pulse III. DIFFERENTIAL TDR/TDT ANALYSIS BY CROSSTALK IN DIFFERENTIAL MEANDER DELAY LINES Turning now to the differential meander delay line, the TDR/TDT waveform in differential meander delay line are analyzed through same process in single meander delay line. Earlier than the TDR/TDT waveform analysis of a differential meander delay line, the crosstalk in differential pair should be considered. (a) The differential meander line with 1 turn (2) Figure 6 (a) represents the differential meander delay line with 1 turn. In port 2, the falling edge induces the near-end crosstalk at port 1 and port 3 with near-end crosstalk coefficient, k, as described Figure 6 (b). The near-end crosstalk coefficient is represented by equation (3) [1]. k 1 C = 4 C m L + m 11 L 11 While, a reflection waveform is generated due to impedance mismatching in port 1, as shown in Figure 6 (c). An impedance of the differential transmission lines matches the differential impedance equals 100Ω; that is the odd-mode impedance matches 50Ω. Because of the impedance of single line is not 50Ω, the reflection waveform generates according to the reflection coefficient relating with an impedance of source and the characteristic impedance of single line. k R where (3) Z single 50Ω = (4) Z + 50Ω single L Z signle = (5) C Z L C L L C + C odd M odd = = = 50 ' odd M The magnitude of near-end crosstalk and that of reflection waveform exactly matches as calculation using equation (4). Therefore the effect of crosstalk can be ignored in differential pair. Consequently the crosstalks in differential meander delay line can be considered only between same-polar lines that are opposite to each other having same voltages not differential voltages. As it were, the TDR/TDT analysis in the differential meander line is similar to that in the single meander line as shown in Figure 7. Also assume that the crosstalk upward of second is ignored and line length of bending is ignored. TD is a time delay of one unit line. Ω (6) (b) The near-end crosstalk by falling edge in point B (a) Differential meander delay line with 1 turn (c) Reflection waveform due to impedance mismatching Figure 6. The differential meander line with 1 turn (b) Alternating with single meander line with 2 unit lines Figure 7. Analysis process of differential meander delay line with 1 turn X/06/$20.00 (c)2006 IEEE 659
4 Analysis of the differential TDR/TDT waveforms in the differential meander lines are explained by giving example as the differential meander line with 1 turn. Because the crosstalk in differential pair, having differential voltages, can be ignored, the rising edge in port 1 is not affected by crosstalk and it will arrive at port 3. However the falling edge encounters same polar coupling lines, it will be affected by crosstalk. The two inner meander lines are same-polar lines; therefore they are regarded as the single meander line with 2 unit line. The waveforms at each port of differential meander delay line with 1 turn are depicted in Figure 8. (a) Differential meander delay line with N turns (b) Differential TDR waveform (a) Waveforms at each port (c) Differential TDT waveform (b) Differential TDR waveform (c) Differential TDT waveform Figure 8. Differential TDR/TDT waveforms in differential meander line with 1 turn In differential signaling, differential signals are detected as the difference between differential signals. Differential TDR waveform is found from the difference between waveforms at port 1 and port 2 as shown in Figure 8 (b). And the differential TDT waveform is also found from the difference between waveforms at port 3 and port 4 as represented in Figure 8 (c). Figure 9 (a) shows general differential meander delay line with N turns. The differential TDR waveform is composed of the step pulse and 1 times far-end crosstalk at each 2TD. The differential TDT waveform is formed from the transmitted step pulse and the near-end crosstalk. The near-end crosstalk has a magnitude depending heavily on the number of turns, N, and occurs before and after arrival of the transmitted step pulse during 2TD. Figure 9. Differential TDR/TDT waveforms in differential meander delay line with N turns Figure 9 (b) and (c) represent generalized differential TDR/TDT waveforms. Consequently, in differential meander line with N turns, the proposed equation of differential TDR waveform is represented as: Differential TDR equation N = V h u( t) + kfext δ( t 2nTD) (7) n=1 In differential meander line with N turns, the proposed equation of differential TDT waveform is depicted as: Differential TDT equation u = Vh + ( t ( N +1) TD) N k [ u( t ( N 1) TD) u( t ( N + 3) TD) ] where TD: Time delay of one unit line k : A near-end crosstalk coefficient k : A far-end crosstalk coefficient FEXT N: The number of turns δ (t) : Delta pulse u () t : Unit step pulse (8) X/06/$20.00 (c)2006 IEEE 660
5 IV. VERIFICATION BY USING TDR/TDT MEASUREMENTS IN SINGLE AND DIFFERENTIAL MEANDER LINES First, the proposed TDR/TDT equations are verified by using TDR/TDT measurements in single meander lines. The TDR/TDT waveforms of single meander delay line with 4 unit lines will be predicted as depicted by Figure 10 (b) and (c). The magnitude of far-end crosstalk is -128mV and that of near-end crosstalk is 25.7mV using equation (1) and (2). Figure 11 represents the measured TDR/TDT waveforms of DUT shown in Figure 10 (a). The magnitude of the first far-end crosstalk is mV and that of the first near-end crosstalk is 25.68mV. It is found that prediction using proposed equations agree with the results of measurement very well. (a) Single meander line with 8 unit lines (a) Single meander line with 4 unit lines (b) Prediction of TDR waveform using proposed equation (b) Prediction of TDR waveform using proposed equation (c) Prediction of TDT waveform using proposed equation (c) Prediction of TDT waveform using proposed equation Figure 10. Prediction of TDR/TDT waveforms in single meander line with 4 unit lines Figure 12. Prediction of TDR/TDT waveforms in single meander line with 8 unit lines Also the single meander delay line with 8 unit lines is considered as represented in Figure 12. The magnitude of farend crosstalk is -128mV and that of near-end crosstalk is 60mV using TDR/TDT equation (1) and (2). (a) Measurement result of TDR waveform (a) Measurement result of TDR waveform (b) Measurement result of TDT waveform Figure 11. Measurement results of TDR/TDT waveforms in single meander line with 4 unit lines (b) Measurement result of TDT waveform Figure 13. Measurement results of TDR/TDT waveforms in single meander line with 8 unit lines X/06/$20.00 (c)2006 IEEE 661
6 Figure 13 shows the measured TDR/TDT waveforms of DUT shown in Figure 12 (a). The magnitude of the first far-end crosstalk is mV and that of the first near-end crosstalk is 45.95mV. It is found that prediction using proposed equations agree with the results of measurement on the whole. However prediction of TDR waveform using TDR equation as Figure 13 (a) is that each far-end crosstalk has equal magnitude, but, it became smaller as time passes. Decreasing of the far-end crosstalk in measured TDR waveform has three reasons. First reason is due to ignore upward of the 2 nd crosstalk. Second reason is that length by bending line is ignored. The last reason is due to an increase of rising time in source step pulse not ideal step pulse. Second, let s consider the differential meander delay line. The differential TDR/TDT waveforms using equations (7) and (8) as proposed in chapter Ⅲ are compared with measured TDR/TDT waveforms and verified in differential meander delay lines. Figure 14 (a) shows the differential meander delay line with 1 turn. As depicted by Figure 14 (b), the differential TDR/TDT waveforms are predicted by using proposed equation (7) and (8) and Figure 15 shows the measured differential TDR/TDT waveforms of DUT of Figure 14 (a). It is also found that prediction using proposed differential TDR/TDT equations agree with the results of measurement on the whole. Some difference is mentioned above. (b) Measurement result of differential TDT waveform Figure 15. Measurement of TDR/TDT waveforms in differential meander delay line with 1 turn V. CONCLUSION In this paper, the TDR/TDT waveforms affected by crosstalk have been analyzed in single meander line and the equations of TDR/TDT waveforms have proposed. Furthermore, we have analyzed the differential TDR/TDT waveforms in the differential meander line, and the proposed differential TDR/TDT waveform equations are verified by using the TDR/TDT measurements in both single and differential meander lines. The prediction of TDR/TDT waveforms by using proposed equations shows a good correlation with the TDR/TDT measurements. REFERENCES (a) Differential meander line with 1 turn (b) Prediction of TDR/TDT using proposed equation Figure 14. Prediction of TDR/TDT waveforms in differential meander delay line with 1 turn [1] K. C. Gupta, et al., "Microstrip Lines and Slotlines", 2nd ed., John Wiely & Sons, Inc., 2000, Ch. 3. [2] Stephen H. Hall, et al., "High-Speed Digital System Design", Norwood, MA: Artech House, Inc., 1996, Ch. 8. [3] Ruey-Beei Wu and Fang-Lin Chao, "Laddering Wave in Serpentine Delay Line", IEEE Trans. on Components, Packaging, and Manufacturing Technology, Vol. 18, No. 4, 1995, pp [4] Ruey-Beei Wu., "Flat Spiral Delay Line Design with Minimum Crosstalk Penalty", IEEE Trans. on Components, Packaging, and Manufacturing Technology, Vol. 19, No. 2, 1996, pp [5] Barry J. Rubin, "Study of Meander Line Delay in Circuit Boards", IEEE Trans. on Microwave Theory and Techniques, Vol. 48, No. 9, 2000, pp [6] Omar M. Ramahi, "Analysis of Conventional and Novel Delay Lines: A Numerical Study", Journal of Applied Computational Electromagnetic Society, Vol. 18, No. 3, 2003, pp [7] D. Kam, et al., Twisted Differential Line Structure on High-Speed Printed Circuit Boards to Reduce Crosstalk and Radiated Emission, IEEE Trans. On Advanced Packaging, Vol. 27, No. 4, Nov. 2004, pp. 590~596. [8] Wei-De Guo, et al., "Comparison between Flat Spiral and Serpentine Differential Delay Lines on TDR and TDT", IEEE 13th Topical Meeting, Electrical Performance of Electronic Packaging, 2004, pp [9] William J. Dally, John W. Poulton, "Digital Systems Engineering", Cambridge University Press, 1998, Ch. 6. (a) Measurement result of differential TDR waveform X/06/$20.00 (c)2006 IEEE 662
CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK
24 CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 2.1 INTRODUCTION The high speed digital signal propagates along the transmission lines in the form of transverse electromagnetic (TEM) waves at very
More informationModeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects
1293 Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects F. Xiao and Y. Kami University of Electro-Communications, Japan Abstract The crosstalk between a single-ended
More informationECE 497 JS Lecture - 21 Noise in Digital Circuits
ECE 497 JS Lecture - 21 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - NL05 program available -
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationCrosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America
Crosstalk Measurements for Signal Integrity Applications Chris Scholz, Ph.D. VNA Product Manager R&S North America Outline ı A brief history of crosstalk ı Introduction to crosstalk Definition of crosstalk
More informationCopyright 2011 by Dr. Andrew David Norte. All Rights Reserved.
Near-End Crosstalk Considerations For Coupled Microstriplines David Norte, PhD www.the-signal-and-power-integrity-institute.com Thornton, Colorado, 80234, USA Abstract This paper addresses the impact of
More informationMinimization of Crosstalk in PCB
Minimization of Crosstalk in PCB Avali Ghosh 1, Sisir Kumar Das 2, Annapurna Das 3 1, 2, 3 ECE Department, MAKAUT, GNIT, Kolkata Abstract: This paper describes the cross-talk problems in printed circuit
More informationOptimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation
Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical
More informationCrosstalk, Part 2 Simulating Crosstalk Effects
TECHNICAL PUBLICATION Crosstalk, Part 2 Simulating Crosstalk Effects Douglas Brooks, President UltraCAD Design, Inc. April 2004 www.mentor.com ABSTRACT It is known that forward crosstalk increases (for
More informationEMC ISSUES OF WIDE PCB BUSES
EMC ISSUES OF WIDE PCB BUSES Bertalan Eged István Novák Péter Bajor Technical University of Budapest, Department of Microwave Telecommunications A device under test with 17 coupled microstrip traces was
More informationModeling of Gigabit Backplanes from Measurements
Modeling of Gigabit Backplanes from Measurements Introduction In past few years, the communication and computer industries indicate rapidly increasing demand for accurate SPICE and IBIS models that are
More informationSPICE Model Validation Report
EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...
More informationHigh Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable
High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain
More informationFairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic
LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide
More informationSignal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs
White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean
More informationGT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report
GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release
More informationCENG 4480 Lecture 11: PCB
CENG 4480 Lecture 11: PCB Bei Yu Reference: Chapter 5 of Ground Planes and Layer Stacking High speed digital design by Johnson and Graham 1 Introduction What is a PCB Why we need one? For large scale production/repeatable
More informationInterconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.
Rev. 8/27/21 Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis IConnect TDR Software TDA Systems, Inc. www.tdasystems.com Outline TDR Impedance Measurements
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationTale of a Differential Pair Measurement
Tale of a Differential Pair Measurement Gustavo J. Blando, (Oracle Corporation) Eben Kunz (Oracle Corporation), Istvan Novak (Oracle Corporation) 1 SPEAKER Gustavo J. Blando Senior Principal Engineer,
More informationHigh-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline
High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface Hideki Osaka Hitachi Ltd., Kanagawa, Japan oosaka@sdl.hitachi.co.jp Toyohiko Komatsu Hitachi Ltd., Kanagawa, Japan
More informationAgilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary
Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Built-in S-parameter testing Easy and accurate transmission channel/media characterization Transmission lines for high speed
More informationMulti-Drop LVDS with Virtex-E FPGAs
Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes
More informationSPEED2000 TDR/TDT Simulation Tutorial. Product Version 16.6 December 2012
Product Version 16.6 December 2012 2012 Cadence Design Systems, Inc. All rights reserved. Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA. Open SystemC, Open SystemC Initiative,
More informationLVDS applications, testing, and performance evaluation expand.
Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a
More informationSection 3 - Backplane Architecture Backplane Designer s Guide
Section 3 - Backplane Architecture Backplane Designer s Guide March 2002 Revised March 2002 The primary criteria for backplane design are low cost, high speed, and high reliability. To attain these often-conflicting
More informationPCB insertion loss test system
PCB insertion loss test system Accurate measurement of transmission line insertion loss for multi-ghz PCB fabrication Si - for SPP Si - for Delta-L Si - for SET2DIL Ensures accurate insertion loss measurement
More informationChapter 4_2 Signal Integrity in Digital Design
Aspectes elèctrics del disseny digital Chapter 4_2 Signal Integrity in Digital Design + ρ V G G L A B L L B G G A + + ρ ρ eflexion At any discontinuity in the signal path there is a reflexion. Also at
More informationFDTD-Based Statistical Analysis of Crosstalk on Planar Data buses
FDTD-Based Statistical Analysis of Crosstalk on Planar Data buses Loubna Tani, Nabih El ouazzani Faculty of Sciences and Technology Fez Signals, Systems and Components laboratory EMC unit Fez Morocco Corresponding
More informationEFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE MESH APPROACH
EFFECTIVE PEEC MODELING OF TRANSMISSION LINES STRUCTURES USING A SELECTIVE MESH APPROACH A.B Gurulakshmi 1 and Dr. N. Suresh Kumar 2 1 Department of Electronics and Communication Engineering,Vickram College
More information1 Introduction 2 The Proposed Simple Time-Domain Crosstalk Expressions
Progress In Electromagnetics Research, PIER 39, 147 175, 2003 SIMPLE TIME-DOMAIN EXPRESSIONS FOR PREDICTION OF CROSSTALK ON COUPLED MICROSTRIP LINES C. C. Chai, B. K. Chung, and H. T. Chuah Faculty of
More informationEXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY
EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction
More informationEECE 615: High-Frequency Design Techniques
Department of Electrical and Computer Engineering EECE 615: High-Frequency Design Techniques Prerequisites: EECE 417, PHYS 204C Required for all MSEE majors Catalog Description:Study of the problems associated
More informationEDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk
DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,
More informationProblem Formulation. Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets.
Clock Routing Problem Formulation Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets. Better to develop specialized routers for these nets.
More informationCharacterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
More informationPCB insertion loss test system
PCB insertion loss test system Accurate measurement of transmission line insertion loss for multi-ghz PCB fabrication Atlas Si - for SET2DIL Atlas Si - for SPP Ensures accurate insertion loss measurement
More informationReport # 20GC004-1 November 15, 2000 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK HS3 Connector Routing Report # 20GC004-1 November 15, 2000 v1.0 Z-PACK HS3 6 Row 60 Position and 30 Position Connectors Copyright 2000 Tyco
More informationDesigning the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft. White Paper
Designing the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft White Paper May 216 Abstract: Designing the right high-speed Interconnect that enables systems to
More informationA Image Comparative Study using DCT, Fast Fourier, Wavelet Transforms and Huffman Algorithm
International Journal of Engineering Research and General Science Volume 3, Issue 4, July-August, 15 ISSN 91-2730 A Image Comparative Study using DCT, Fast Fourier, Wavelet Transforms and Huffman Algorithm
More informationDevelopment of a Support Tool for PCB Design with EMC Constraint
Development of a Support Tool for PCB Design with EMC Constraint Reflection and Crosstalk Noise Reduction in Manual Design Yuji Tarui Hamamatsucho Branch Tokyo Internet PC school Hamamatsucho, Tokyo 5
More informationULTRA2 SCSI WHITE PAPER
1.0 The Advantages of Parallel SCSI 2.0 The Evolution of Parallel SCSI 3.0 Differential Signaling 4.0 Low-Voltage Differential (LVD) SCSI 5.0 Multi-Mode Devices 6.0 LVD Physical Configuation 7.0 Conclusion
More informationA Diagonal Split-cell Model for the High-order Symplectic FDTD Scheme
PIERS ONLINE, VOL. 2, NO. 6, 2006 715 A Diagonal Split-cell Model for the High-order Symplectic FDTD Scheme Wei Sha, Xianliang Wu, and Mingsheng Chen Key Laboratory of Intelligent Computing & Signal Processing
More informationUltrasonic Multi-Skip Tomography for Pipe Inspection
18 th World Conference on Non destructive Testing, 16-2 April 212, Durban, South Africa Ultrasonic Multi-Skip Tomography for Pipe Inspection Arno VOLKER 1, Rik VOS 1 Alan HUNTER 1 1 TNO, Stieltjesweg 1,
More informationUnderstanding 3M Ultra Hard Metric (UHM) Connectors
3M Electronic Solutions Division 3MUHMWEBID_100809 Understanding 3M Ultra Hard Metric (UHM) Connectors Enabling performance of next generation 2 mm Hard Metric systems 3M Electronic Solutions Division
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide
I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector
More informationThe Twisted Copper Pair
Chapter 2 The Twisted Copper Pair Twisted pair channels are noisy, lossy and prone to crosstalk. Both ADSL and VDSL modulation schemes are designed to overcome or reduce the effects of these impairments.
More informationImplementing LVDS in Cyclone Devices
Implementing LVDS in Cyclone Devices March 2003, ver. 1.1 Application Note 254 Introduction Preliminary Information From high-speed backplane applications to high-end switch boxes, LVDS is the technology
More informationCrosstalk Analysis Application
Crosstalk Analysis Application User's Guide Notices Keysight Technologies, Inc. 2009-2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval
More informationDesignCon How To Apply SERDES Performance To Your Design
DesignCon 2003 High-Performance System Design Conference How To Apply SERDES Performance To Your Design Edmund H Suckow Fairchild Semiconductor Abstract Applications containing SERDES devices continue
More informationRClamp0522P RClamp0524P
PROTECTION PRODUCTS - RailClamp Description RailClamps are ultra low capacitance TVS arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive
More informationOutline. Darren Wang ADS Momentum P2
Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band
More informationMECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009
MECT Series Final Inch Designs in SFP+ Applications Revision Date: August 20, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group LLC COPYRIGHTS,
More informationTF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information
Features Companion driver to Quad Extended Common Mode LVDS Receiver TF0LVDS048 DC to 400 Mbps / 200 MHz low noise, low skew, low power operation t 350 ps (max) channel-to-channel skew t 250 ps (max) pulse
More informationSmart Tool Suite. Documentation. Users Manual. Version 1.0
Smart Tool Suite Documentation Users Manual Version 1.0 1 Smart Tool Suite Users Manual Smart Tool Suite Description Installation Supported Operation Systems and Additional Licenses Installation Instructions
More informationQuantifying the Dynamic Ocean Surface Using Underwater Radiometric Measurements
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited. Quantifying the Dynamic Ocean Surface Using Underwater Radiometric Measurements Dick K.P. Yue Center for Ocean Engineering
More informationChhattisgarh Swami Vivekanand Technical University, Bhilai
Sr. No. Chhattisgarh Swami Vivekanand Technical University, Bhilai SCHEME OF MASTER OF TECHNOLOGY Electronics & Telecommunication Engineering (VLSI & Embedded System Design) Board Of Studies Code M. Tech.
More informationUniversity of New Hampshire InterOperability Laboratory Ethernet Consortium
University of New Hampshire InterOperability Laboratory Ethernet Consortium As of January 3 rd, 1997 the Ethernet Consortium Clause # 28 Auto Negotiation State Machine Base Page Exchange Conformance Test
More informationTIA/EIA-422-B Overview
TIA/EIA-422-B Overview Abstract This application note covers topics associated with concerns for implementing a balanced interface circuit utilizing the TIA/EIA-422-B (formerly RS-422-A) electrical interface
More informationStacked Fractal Antenna Having Multiband With High Bandwidth
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) Stacked Fractal Antenna Having Multiband With High Bandwidth Nikhil Kumar Gupta 1 Sahil Bhasin 2 Varun Pahuja 3 Abstract This
More informationModular Jack Connectors for High-Speed LAN Transmission
Modular Jack Connectors for High-Speed LAN Transmission TM2R Series Built-in Optical Indicators Optical indicator LED Optical pipe Features. Supports High-Speed LAN Transmission Meets requirements of TIA/EIA-568-B
More informationA Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 09, 2016 ISSN (online): 2321-0613 A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM Yogit
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationKeysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests
Revision 1.10 October 18, 2016 Universal Serial Bus Specification Revision 2.0 Keysight Method of Implementation (MOI) for USB 2.0 Connectors and Cables Assemblies Compliance Tests Using Keysight E5071C
More informationResearch Article Comparative Study of Crosstalk Reduction Techniques in RF Printed Circuit Board Using FDTD Method
Antennas and Propagation olume 215, Article ID 29459, 9 pages http://dx.doi.org/1.1155/215/29459 Research Article Comparative Study of Crosstalk Reduction Techniques in RF Printed Circuit Board Using FDTD
More informationAOZ8101. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The AOZ8101 is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning.
More informationAOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The AOZ8882 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, MDDI, USB, SATA, and Gigabit Ethernet
More informationEE414 Embedded Systems Ch 5. Memory Part 2/2
EE414 Embedded Systems Ch 5. Memory Part 2/2 Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview 6.1 introduction 6.2 Memory Write Ability and Storage
More information250 Mbps Transceiver in LC FB2M5LVR
250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible
More informationNational Semiconductor Application Note 1115 John Goldie July FIGURE 2. Device Configurations
DS92LV010A Bus LVDS Transceiver Ushers in a New Era of High-Performance Backplane Design Bus LVDS (BLVDS) is a new family of bus interface circuits invented by based on LVDS technology. This family of
More informationFast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4
TO: Membership of X3T10 FROM: SUBJECT: L. Lamers / J. Lohmeyer Fast-20 SCSI proposal for working draft DATE: May 9, 1994 This revision (4) incorporates the changes suggested by the May 5, 1994 Fast-20
More informationINTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume 9 /Issue 3 / OCT 2017
Design of Low Power Adder in ALU Using Flexible Charge Recycling Dynamic Circuit Pallavi Mamidala 1 K. Anil kumar 2 mamidalapallavi@gmail.com 1 anilkumar10436@gmail.com 2 1 Assistant Professor, Dept of
More informationCircuit Model for Interconnect Crosstalk Noise Estimation in High Speed Integrated Circuits
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 8 (2013), pp. 907-912 Research India Publications http://www.ripublication.com/aeee.htm Circuit Model for Interconnect Crosstalk
More informationSymbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V
1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC
More informationAOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning. This device
More informationMatlab representations of Polar Transmission Line Matrix Meshes.
Matlab representations of Polar Transmission Line Matrix Meshes. D.S.Hindmarsh + Abstract This paper discusses some of the issues that evolve when representing Polar Transmission Line Matrix models using
More informationModular Jack Connectors for High-Speed LAN Transmission
NEW Modular Jack Connectors for High-Speed LAN Transmission TM2R Series Built-in Optical Indicators Optical indicator LED Optical pipe Features. Supports High-Speed LAN Transmission Meets requirements
More informationRevolutionary High Performance Interconnect Which Maximizes Signal Density
Revolutionary High Performance Interconnect Which Maximizes Signal Density Tom Cohen and Gautam Patel Teradyne Connection Systems 44 Simon St. Nashua, New Hampshire 03060 Phone: 603-791-3383, 603-791-3164
More informationOverview. IUB, SES P. K. Agyapong, Line Qualification 2
Line Qualification Presented by Patrick Kwadwo Agyapong International University Bremen Under the supervision of Prof Dr Werner Henkel 26 th November 2004 Overview Introduction and Focus Importance of
More informationPUSB3FA0. 1 Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.
Rev. 1 1 February 2018 Product data sheet 1 Product profile 1.1 General description The device is designed to protect high-speed interfaces such as SuperSpeed USB, High-Definition Multimedia Interface
More informationDYNAMIC CIRCUIT TECHNIQUE FOR LOW- POWER MICROPROCESSORS Kuruva Hanumantha Rao 1 (M.tech)
DYNAMIC CIRCUIT TECHNIQUE FOR LOW- POWER MICROPROCESSORS Kuruva Hanumantha Rao 1 (M.tech) K.Prasad Babu 2 M.tech (Ph.d) hanumanthurao19@gmail.com 1 kprasadbabuece433@gmail.com 2 1 PG scholar, VLSI, St.JOHNS
More informationRClamp TM 0504M RailClamp Low Capacitance TVS Diode Array PRELIMINARY Features
Description RailClamps are surge rated diode arrays designed to protect high speed data interfaces. The RClamp series has been specifically designed to protect sensitive components which are connected
More informationESD Protection Layout Guide
Application Report Guy Yater... High Volume Linear ABSTRACT Successfully protecting a system against electrostatic discharge (ESD) is largely dependent on the printed circuit board (PCB) design. While
More informationGeneralized alternative image theory to estimating sound field for complex shapes of indoor spaces
Generalized alternative image theory to estimating sound field for complex shapes of indoor spaces Byunghak KONG 1 ; Kyuho LEE 2 ; Seokjong JANG 3 ; Seo-Ryong PARK 4 ; Soogab LEE 5 1 5 Seoul National University,
More informationCoupling of surface roughness to the performance of computer-generated holograms
Coupling of surface roughness to the performance of computer-generated holograms Ping Zhou* and Jim Burge College of Optical Sciences, University of Arizona, Tucson, Arizona 85721, USA *Corresponding author:
More informationHigh Speed and High Power Connector Design
High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static
More information3D EM Simulation in the Design Flow of High-Speed Multi-Pin Connectors
3D EM Simulation in the Design Flow of High-Speed Multi-Pin Connectors Application and Simulation courtesy of Thomas Gneiting, AdMOS GmbH, Frickenhausen, Germany. This article describes the design flow
More informationImplementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices
Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission
More informationOn the Modeling and Analysis of Jitter in ATE Using Matlab
On the Modeling and Analysis of Jitter in ATE Using Matlab Kyung Ki Kim, Jing Huang, Yong-Bin Kim, Fabrizio Lombardi Department of Electrical and Computer Engineering Northeastern University, Boston, MA,
More informationA Design of an Active OTA-C Filter Based on DESA Algorithm
POSTER 2018, PRAGUE MAY 10 1 A Design of an Active OTA-C Filter Based on DESA Algorithm Dalibor BARRI 1,2 1 Dept. of Microelectronics, Czech Technical University, Technická 2, 166 27 Prague 6, Czech Republic
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationPower Optimized Transition and Forbidden Free Pattern Crosstalk Avoidance
Power Optimized Transition and Forbidden Free Pattern Crosstalk Avoidance Sigmala Mani Raju PG Scholar, Dept of ECE, Global College of Engineering & Technology, Kadapa, YSR (Dt), AP, India. Abstract: In
More informationKeysight Technologies 8 Hints for Debugging and Validating High-Speed Buses. Application Note
Keysight Technologies 8 Hints for Debugging and Validating High-Speed Buses Application Note Introduction Who Should Read This Application Note? Digital R & D engineers designing boards and subsystems
More informationUniversity of New Hampshire InterOperability Laboratory Ethernet Consortium
University of New Hampshire InterOperability Laboratory Ethernet Consortium As of June 30 th, 1997 the Ethernet Consortium Clause # 28 Auto Negotiation State Machine Base Page Exchange Conformance Test
More informationHigh-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs I.K. Anyiam 1 Introduction LVDS SerDes helps to reduce radiated emissions, but does not completely eliminate them EMI prevention must
More informationTIA/EIA-422-B Overview
TIA/EIA-422-B Overview ABSTRACT This application note covers topics associated with concerns for implementing a balanced interface circuit utilizing the TIA/ EIA-422-B (formerly RS-422-A) electrical interface
More informationEffect of Signal-Ground Pin Assignments on Signal Transmission Characteristics of Barrel-Less Pogo Pin
Effect of Signal-Ground Pin Assignments on Signal Transmission 1 1, First Author Kongju National University, mjkim@kongju.ac.kr Abstract Signal transmission characteristics of the barrel-less pogo pins
More informationLPI SST Surge Filters
LPI SST Surge Filters Features High performance surge protector for an operating voltage of 200-240Vac Designed to withstand fault and over-voltage conditions of up to 85Vac, as per IEC664 Impulse discharge
More informationMemorandum. Clint Slatton Prof. Brian Evans Term project idea for Multidimensional Signal Processing (EE381k)
Memorandum From: To: Subject: Date : Clint Slatton Prof. Brian Evans Term project idea for Multidimensional Signal Processing (EE381k) 16-Sep-98 Project title: Minimizing segmentation discontinuities in
More informationTwisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers.
1 Connecting devices 1.1 Connecting devices with single-ended transceivers The maximum cumulative length of the signal path from terminator to terminator when using single-ended transceivers shall be 1
More information