Full Fault Dictionary Storage Based on Labeled Tree Encoding
|
|
- Chastity Jenkins
- 5 years ago
- Views:
Transcription
1 Full Fault Dictionary Storage Based on Labeled Tree Encoding Vamsi Boppana, Ismed Hartanto and W. Kent Fuchs Coordinated Science Laboratory University of Illinois at UrbanaChampaign Urbana, IL 6181 Abstract The process of fault dictionary compaction can lead to a loss of information that is potentially useful in locating unmodeled failures. The focus of this paper is on developing alternative storage structures that can efficiently represent full fault dictionaries without discarding any information. We present the problem of storing the full fault dictionary storage as a labeled tree encoding problem. Two labeled trees are introduced to represent the diagnostic experiment. For the first tree, the unlabeled tree is stored using a binary string code, while the second tree is constructed so that the unlabeled tree is regular in structure, thus allowing implicit storage. Eight alternative representations based on the three label components are presented, and two existing full fault dictionary representations (the matrix and the list [12] dictionaries) are shown to be special cases in our general framework. Experimental results on the ISCAS 8 and ISCAS 89 circuits are used to study and characterize the performance of the proposed storage structures. 1 Introduction Fault dictionaries have proven to be useful in the diagnosis process, particularly when repeated diagnosis of different copies of the same circuit is performed [2 4]. One of the problems associated with the dictionary approach to diagnosis is that the size of the dictionary may be large and impractical for large circuits. Full fault dictionaries need to store output information corresponding to each vector and fault pair. Conventionally, they have been stored using a matrix representation. For a circuit with v vectors, o outputs and f faults, the size of the matrix dictionary is vof bits for combinational circuits and 2vof bits for sequential circuits. A listbased representation can also be used as an alternative to the matrix representation [12]. Compaction techniques address the size issue [8 1], but a key problem is that the information they identify as diagnostically useful is for modeled faults. Hence, the diagnostic accuracy of such dictionaries in the presence of unmodeled faults may degrade. The focus of our paper is on This research was supported in parts by the Semiconductor Research Corporation(SRC) under grant 94DP19, by the Joint Services Electronics Program (JSEP) under grant N149J127 and by an equipment grant from HewlettPackard. developing storage structures that enable efficient representation of the information in the full fault dictionary. This approach is orthogonal to the previous techniques, which have achieved dictionary compaction by removing output information. The diagnostic experiments in our approach are represented by labeled trees. An efficient representation of a labeled tree can be obtained by disjointly representing the label information and the underlying unlabeled tree. We provide two different labeled trees that represent the same diagnostic experiment. In the first approach, the unlabeled tree is encoded compactly using a binary string code, while the second labeled tree is constructed such that the resulting unlabeled tree possesses a regular structure. Specifically, the associated unlabeled tree is binary for combinational circuits and ternary for sequential circuits. The amount of storage required for storing the label information is different for the two schemes. In the second scheme, the label information storage is provided in eight different formats. This is possible because there exist three orthogonal (not influencing each other) components determining the label information, namely the fault, vector and output information. 2 The Storage Structure Diagnostic experiment trees serve as the basis for the storage structures described in this paper. The two labeled trees that we use to represent the diagnostic experiment are introduced as special instances of the general diagnostic experiment tree. 1 (General Diagnostic Experiment Tree T (V; E)) A general diagnostic experiment tree consists of a set of vertices V (T ) and a set of directed edges E(T ), i.e., each edge e is of the form (u; v); u; v 2 V (T ) with the direction of the edge being from u to v. Each vertex v 2 V (T ) of the tree is associated with a set of faults F (v) that is a subset of the list of all modeled faults F and each edge e 2 E(T ) is associated with a list of outputs O(e) that is a subset of all the primary outputs of the circuit. 2 (Root of the Diagnostic Experiment Tree r(t )) The unique node r(t ) 2 V (T ) such that there is no edge of the form (u; r(t )) 8u 2 V (T ) is the root of the tree T. 1
2 The fault list associated with such a node is the entire list of modeled faults of the circuit, i.e., the set F. 3 (Level of a node L(v)) For each node v 2 V (T ) of the tree, the level L(v) is defined as the length of the path between r(t ) and v. 4 (Parent of a node v P (v)) For each node in a tree T except the root r(t ), there is a unique node P (V ) such that the edge (P (v); v) 2 E(T ). (Vectorbased Diagnostic Experiment Tree T V (V; E)) A diagnostic experiment tree in which each level represents the application of a test vector, and each edge e 2 E(T V ) is associated with a list of outputs O(e) that is the set of all the primary outputs of the circuit, is called a vectorbased diagnostic experiment tree. 6 (Outputbased Diagnostic Experiment Tree T O (V; E)) A diagnostic experiment tree in which each level represents a (test vector,output) pair rather than a test vector, and each edge e 2 E(T O ) is associated with a single primary output of the circuit, is called an outputbased diagnostic experiment tree. 2.1 Representation of the Diagnostic Experiment Vectorbased Diagnostic Experiment Tree Let T V (V; E) be a vectorbased diagnostic experiment tree. The start of the diagnostic experiment can be represented by the root r(t V ) with the entire fault list F being associated with it. The application of a test vector is represented by a unique level of the tree. The fault list associated with a node v at level i is given by the set of faults associated with P (v) that produce the same primary output response upon the application of vector i. The output response associated with the edge (P (v); v) is the response produced on the complete set of primary outputs by each of the faults in F (v) upon the application of vector number i. Example : In Figure 1, a vectorbased diagnostic experiment tree is shown representing information from the full fault dictionary shown in Table 1, represented in the conventional matrix format Outputbased Diagnostic Experiment Tree Let T O (V; E) be the tree representing the diagnostic experiment. The start of the diagnostic experiment can be represented by the root r(t O ) with the entire fault list F being associated with it. The fault list associated with a node v at level i of the circuit is given by the set of faults associated with P (v) that have the same output response on output pin number (i? bi=oc + 1) upon the application of test vector Table 1: Matrix representation of a full fault dictionary fault output values number (bi=oc + 1). The same output pin response is associated with the edge (P (v); v). Example : In Figure 2, an outputbased diagnostic experiment tree is shown representing information from the full fault dictionary shown in Table 1, represented in the conventional matrix format. The don t care value is treated as a special symbol of the alphabet. Since no information is discarded in this storage structure, don t care values are treated just as the other two symbols and 1. Also clear from the above discussion is the fact that the structure of the outputbased diagnostic experiment tree is regular. 3 Dictionary Representations Hence, by finding an efficient representation for the diagnostic experiment trees discussed above, compact fault dictionary storage may be derived. A labeled tree T (V; E) can be represented using standard graphtheoretic techniques for storing labeled trees like Prüfer sequences [1], but the storage required is not necessarily optimal, due to the inherent redundancy in the natural labeling of the tree. Hence, our storage structures store the label information and the underlying unlabeled tree information disjointly. We also noticed that the unlabeled tree associated with the outputbased diagnostic experiment tree is regular; hence there is no need to develop a separate storage structure. We shall first present the storage structure for representing the vectorbased diagnostic experiment tree. 3.1 VectorBased Diagnostic Experiment Tree Let the tree G(V; E) represent the tree corresponding to a vectorbased diagnostic tree T (V; E), but with its nodes and edges not associated with any information. (In T (V; E), each node has a set of faults that is associated with it and each edge has the set of all primary outputs associated with it.) Let a canonical numbering N umber(v) be associated with each node v 2 G(V; E). The same numbering is used both in T (V; E) and G(V; E). This numbering is obtained from the scheme used to encode the tree G(V; E). The information in the tree T (V; E) is represented by encoding the tree G(V; E) using a binary code [1]. The distinct error responses produced by the circuit are stored in DERRTABLE. The output information 2
3 Outputs Faults Figure 1: Vectorbased diagnostic experiment tree for the dictionary in Table 1 3 Output Faults Figure 2: Outputbased diagnostic experiment tree for the dictionary in Table 1 Code Faults Node number Figure 3: Encoding information for the vectorbased diagnostic experiment tree of Figure 1 is obtained from the table INDEXTABLE, with each entry in it indexing into DERRTABLE. The index into IN DEXTABLE is available from the canonical labeling to each node in the tree. The last piece of information needed is, for each fault, the canonical labeling number of the node at the highest level in the diagnostic tree containing that fault. This array is called the FARRAY. The actual output values do not need to be stored, but rather the errors occurring in the diagnostic process can be identified and indices to errors stored in a table called the DERRTABLE. It has been noted [11] that storing errors is typically more economical than storing outputs. The proof that this method indeed stores the information in the tree T (V; E) is presented next. The following lemma is required to prove the required result. Lemma 1 There exists a unique sequence of node numbers from any node at the highest level to the root r(t ). Proof: This result follows from the fact that there is a unique path from r(t ) to any node in the tree. Property 1 The information in the tree T (V; E) can be represented by the given storage scheme. Proof: It suffices to prove that all the output responses associated with each fault in the tree T (V; E) can be decoded from the present form of storage. From Lemma 1, the path from r(t ) to any node at the highest level is decipherable; and for each fault, there is a scheme for storing the number of the highestlevel node containing it. These numbers can then be used to obtain the actual output sequences, because they are also stored in the canonical numbering order. 3.2 Binary Code for G(V; E) Encoding Algorithm The encoding is defined inductively over the number of levels in the tree. The encoding of a tree with one vertex and no edges is given by the binary code 1. The encoding of every tree G(V; E) with root r(g) is defined as follows: Let C 1 ; C 2 ; : : : ; C k represent the codes of the subtrees rooted at all the nodes in the tree G(V; E) such that r(g) is their parent. Let these codes be written in some preferred order, to be defined, given by a permutation (i 1 ; i 2 ; : : : ; i k ) of the integers 1; 2; : : : ; k. Then the code of the tree is defined to be ; C i 1; C i 2; : : : ; C ik ; 1. A straightforward choice for the preferred order in this application, unlike the one in [1], is the order obtained from diagnostic fault simulation. Example: The binary encoding of each node in the tree in Figure 1 is shown alongside each node in Figure 3. IN DEXTABLE, DERRTABLE and the array FARRAY are shown in Tables 2, 3 and 4 respectively. To illustrate, consider the retrieval of primary outputs produced by fault 3 at test vector 2. FARRAY is used to indicate the canonical 3
4 Table 2: INDEXTABLE Table 3: DERRTABLE node number at which the fault resides after the last test vector as. This is used to index into INDEXTABLE, which in turn implies that the distinct error produced is contained in location 1 of the DERRTABLE. The error is identified as 1 and knowing the good circuit response to be 11, the outputs produced are identified to be Decoding Algorithm 1. Associate a label with each occurring in the code by numbering them in order left to right. 2. Scan the code from left to right until the configuration 1 is found. Note the pair of labels associated with the two s in this configuration, and then delete the second and the 1. The two labels will define an edge of the tree. 3. If the resulting string has more than 2 symbols, repeat from Step 2; otherwise the string is just 1, the label associated with this is that of the root r(t ), and the algorithm terminates. The amount of storage required for this form of storage is 2n bits, where n is the number of nodes in the tree. 3.3 Outputbased Diagnostic Experiment Tree The unlabeled tree associated with the vectorbased diagnostic experiment tree is irregular in nature and hence required the development of the stringbased encoding. In contrast, the outputbased tree has a regular structure, thus obviating the above necessity. This enables us to present a spectrum of dictionaries that store the label information in a unique manner. It is interesting to note that our theoretical framework provides eight dictionaries, six of which were not previously known. It also provides for understanding the two known formats (matrix and list) in a unified framework. The label information has three components in the faults, the vectors and the output bits; i.e., each detection can be represented uniquely by the 3tuple (v; o; f ). Let us define the number of detections and the number of potential detections as below. Table 4: FARRAY fault node (Number of Detections, d) The number of detections in a diagnostic experiment is the total number of 3tuples (v; o; f ) on which there is a detection. 8 (Number of Potential Detections, p) The number of potential detections in a diagnostic experiment is the total number of 3tuples (v; o; f ) on which there is a potential detection. 9 (Total Number of Detections, t (= d + p)) The total number of detections in a diagnostic experiment is the number of 3tuples (v; o; f ) on which there is either a potential or a definite detection. Our experiments with benchmark circuits have revealed a very interesting phenomenon that we present next. Observation : The total number of detections is far less than the total number of detections that are possible, i.e., v o f. This immediately suggests an alternative form of dictionary storage based on recording the detections alone. We have already seen that a detection can be completely recorded by the 3tuple (v; o; f ). The eight dictionary formats that we now present for the storage of detections are based on the 3 possible components. It is obvious that we can exhaustively enumerate a fixed number of components (including the null set) and can list the detections and potential detections in terms of the rest of the 3 components. This explains the eight alternative format choices. The dictionaries presented have names of the form (s1)?(s2) representing, the fact that the components in (s1) are exhaustively enumerated and the components in (s2) are listed across the enumerated components. In the following discussion, it is to be noted that the potential detections list is necessary only for sequential circuits The ()? (vof ) Dictionary In this dictionary, there is no list of exhaustive enumeration for any components. There are lists storing the (v; o; f ) combinations producing detections and potential detections. The size of this dictionary can be enumerated in terms of the number of detections and potential detections as given below. Size = t (dlog(vof )e + 1) 4
5 3.3.2 The (v)? (of ) Dictionary The enumerated component in this dictionary is the vector component. There are lists storing (o; f ) tuples that produce detections and potential detections for each vector. The size of this dictionary for combinational and sequential circuits is given below. Size(combinational) = t (dlog(of )e + 1) + v Size(sequential) = t (dlog(of )e + 1) + 2 v The (o)? (vf ) Dictionary Outputs are enumerated in this dictionary. There are lists storing (v; f ) tuples that produce detections and potential detections for each output pin. The size of this dictionary for combinational and sequential circuits is given below. Size(combinational) = t (dlog(vf )e + 1) + o Size(sequential) = t (dlog(vf )e + 1) + 2 o The (f )? (vo) Dictionary The enumerated component in this dictionary is the fault component. There are lists storing (v; o) tuples that produce detections and potential detections for each fault. Size(combinational) = t (dlog(vo)e + 1) + f Size(sequential) = t (dlog(vo)e + 1) + 2 f 3.3. The (vo)? (f ) (List) Dictionary The tuple enumerated in this dictionary is the (v; o) tuple. There are lists storing the (f ) tuples that produce detections and potential detections for each unique (v; o) tuple. The dictionary is recognizable as the list dictionary [12]. Size(combinational) = t (dlog(f )e + 1) + vo Size(sequential) = t (dlog(f )e + 1) + 2 vo The (vf )? (o) Dictionary The tuple enumerated in this dictionary is the (v; f ) tuple. There are lists storing the (o) tuples that produce detections and potential detections for each unique (v; f ) tuple. Size(combinational) = t (dlog(o)e + 1) + vf Size(sequential) = t (dlog(o)e + 1) + 2 vf The (of )? (v) Dictionary The tuple enumerated in this dictionary is the (o; f ) tuple. There are lists storing the (v) tuples that produce detections and potential detections for each unique (o; f ) tuple. Size(combinational) = t (dlog(v)e + 1) + of Size(sequential) = t (dlog(v)e + 1) + 2 of The (vof )? () (Matrix) Dictionary All the components in this dictionary are enumerated. Hence, there is no listed component. Consequently, for each (vof ) tuple, there are two bits, one indicating a definite detection and the other indicating a potential detection. This is the standard matrix dictionary. The storage requirements are presented below. Size(combinational) = vof Size(sequential) = 2 vof Table : Performance of vector treebased representation Cir. no. nodes # derrs matrix tree tree/matrix c c c c c c c c c c s s s s s s s s s s s s s Experimental Results Experiments were performed on the ISCAS 8 and IS CAS 89 benchmark circuits to study the space requirements of the proposed dictionary storage schemes. The test vectors used were generated by the HITEC test generation package. In Table, sizes of the representations of the full fault dictionary using the vector tree based and the matrix based representations are presented for ISCAS 8 and ISCAS 89 circuits respectively. The columns in these tables indicate respectively the circuit name, total number of nodes in the diagnostic tree, number of distinct errors, size of the matrixbased representation, size of the treebased representation and the ratio of the tree versus the matrix representations. It is useful to note the substantial savings obtained over the matrixbased representation. It is also interesting to note that the vectorbased tree representation performs substantially better than the matrixbased representation when the number of vectors is small. Data supporting this claim is present in Table 6, wherein the sizes of the dictionaries are presented with the number of vectors reduced to 1. This data shows that the number of vectors may be crucial in determining the fault dictionary representation format. Table 7 presents the performance of the outputbased tree representations. The experiments show that better performance than a currently known representation is achieved in all the benchmark circuits by an alternative format. The savings obtained become significant for large circuits. As an example, for s3932 the best known result can be improved from 32M b to 22M b. Summary Our experimental results indicate that full fault dictionaries can be efficiently stored without discarding any in
6 Table 7: Performance of the output treebased representations Cir. ()? (vof ) (v)? (fo) (o)? (vf ) (f )? (vo) (vo)? (f ) (vf )? (o) (fo)? (v) (vof )? () (list) (matrix) c c c c c c c c c c s s s s s s s s s s s s s s s s Table 6: Performance on 1 vectors Cir. no. nodes # derrs mat tree tree/mat c c c c s s s s formation. We have been able to provide fault dictionary representation schemes that provide better results than the best known current formats for all the benchmark circuits. Two labeled trees were associated with the diagnostic experiment. Compact dictionary representations have been arrived at by disjointly storing the label information and the underlying unlabeled tree. A choice between the eight formats that were presented for representing the outputbased tree can be made from the dictionary size formulae that are presented before the creation of the dictionary by an estimation of the total detections parameter and the circuit characteristics. The choice between the vector treebased representation and the output treebased representation may be made by considering the number of vectors that are used for the experiment. This is because the vector treebased representation performs better when the size of the fault list associated with each node of the tree is large. However, it is recognized that for some applications it will be impossible to use even the compact representations described in this paper due to the size of the original full dictionary. For such conditions, a combination of compaction, multiplestage diagnosis, and efficient storage may be required. References [1] R. C. Read, The Coding of Various Kinds of Unlabeled Trees, Graph Theory and Computing, NY: Academic Press, 1972, pp [2] M. Abramovici, M. A. Breuer and A. D. Friedman, Digital System Testing and Testable Design, NY: Computer Science Press, 199. [3] H. Y. Chang, E. Manning and G. Metze, Fault Diagnosis of Digital Systems, NY: Wiley Interscience, 197. [4] J. Richman and K. R. Bowden, The Modern Fault Dictionary, Proc. IEEE Intl. Test Conf., Sept. 198, pp [] P. G. Ryan, S. Rawat and W. K. Fuchs, TwoStage Fault Location, Proc. IEEE Intl. Test Conf., Oct. 1991, pp [6] V. Ratford and P. Keating, Integrated Guided Probe and Fault Dictionary: An Enhanced Diagnostic Approach, Proc. IEEE Intl. Test Conf., 1986, pp [7] R. E. Tulloss, Fault Dictionary Compression: Recognizing when a Fault may be Unambiguously Represented by a Single Failure Detection, Proc. IEEE Intl. Test Conf., Nov. 198, pp [8] I. Pomeranz and S. M. Reddy, On the Generation of Small Dictionaries for Fault Location, Proc. IEEE Intl. Conf. on Computer Aided Design, Nov. 1992, pp [9] P. G. Ryan, W. K. Fuchs and I. Pomeranz, Fault Dictionary Compression and Equivalence Class Computation for Sequential Circuits, Proc. IEEE Intl. Conf. on Computer Aided Design, Nov. 1993, pp [1] V. Boppana and W. K. Fuchs, Fault Dictionary Compaction by the Elimination of Output Sequences, Proc. IEEE Intl. Conf. on Computer Aided Design, Nov. 1994, pp [11] B. Chess and T. Larrabee, Test Pattern Generation for Small Full Dictionaries, Univ. of Santa Cruz, Manuscript, April [12] P. G. Ryan, W. K. Fuchs, and I. Pomeranz, Fault Dictionary Compression, Manuscript,
A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution
A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution Irith Pomeranz 1 and Sudhakar M. Reddy 2 School of Electrical & Computer Eng. Electrical &
More informationA New Optimal State Assignment Technique for Partial Scan Designs
A New Optimal State Assignment Technique for Partial Scan Designs Sungju Park, Saeyang Yang and Sangwook Cho The state assignment for a finite state machine greatly affects the delay, area, and testabilities
More informationTrees. 3. (Minimally Connected) G is connected and deleting any of its edges gives rise to a disconnected graph.
Trees 1 Introduction Trees are very special kind of (undirected) graphs. Formally speaking, a tree is a connected graph that is acyclic. 1 This definition has some drawbacks: given a graph it is not trivial
More informationFunctional Test Generation for Delay Faults in Combinational Circuits
Functional Test Generation for Delay Faults in Combinational Circuits Irith Pomeranz and Sudhakar M. Reddy + Electrical and Computer Engineering Department University of Iowa Iowa City, IA 52242 Abstract
More informationFunctional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG
Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG Andreas Veneris, Robert Chang Magdy. Abadir ep eyedi Abstract Fault equivalence is an
More informationHigh-level Variable Selection for Partial-Scan Implementation
High-level Variable Selection for Partial-Scan Implementation FrankF.Hsu JanakH.Patel Center for Reliable & High-Performance Computing University of Illinois, Urbana, IL Abstract In this paper, we propose
More informationTest Set Compaction Algorithms for Combinational Circuits
Proceedings of the International Conference on Computer-Aided Design, November 1998 Set Compaction Algorithms for Combinational Circuits Ilker Hamzaoglu and Janak H. Patel Center for Reliable & High-Performance
More informationAcceleration Techniques for Dynamic Vector Compaction
Acceleration Techniques for Dynamic Vector Compaction Anand Raghunathan Department of Electrical Engineering Princeton University, Princeton, NJ 8544 Srimat T. Chakradhar C & C Research Laboratories NEC
More informationOn Efficient Error Diagnosis of Digital Circuits
On Efficient Error Diagnosis of Digital Circuits Nandini Sridhar Michael S. Hsiao Intel Corporation Bradley Dept. of ECE, Virginia Tech Dupont, WA 98327Blacksburg, VA 246 nandini.sridhar@intel.com mhsiao@vt.edu
More informationEfficiently Utilizing ATE Vector Repeat for Compression by Scan Vector Decomposition
Efficiently Utilizing ATE Vector Repeat for Compression by Scan Vector Decomposition Jinkyu Lee and Nur A. Touba Computer Engineering Research Center University of Teas, Austin, TX 7872 {jlee2, touba}@ece.uteas.edu
More informationEfficient Test Compaction for Combinational Circuits Based on Fault Detection Count-Directed Clustering
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count-Directed Clustering Aiman El-Maleh, Saqib Khurshid King Fahd University of Petroleum and Minerals Dhahran, Saudi Arabia
More informationNon-Enumerative Path Delay Fault Diagnosis
Non-Enumerative Path Delay Fault Diagnosis Saravanan Padmanaban Spyros Tragoudas Department of Electrical and Computer Engineering Southern Illinois University Carbondale, IL 6901 Abstract The first non-enumerative
More information6.856 Randomized Algorithms
6.856 Randomized Algorithms David Karger Handout #4, September 21, 2002 Homework 1 Solutions Problem 1 MR 1.8. (a) The min-cut algorithm given in class works because at each step it is very unlikely (probability
More informationA Diagnostic Test Generation System
A Diagnostic Test Generation System Yu Zhang and Vishwani D. Agrawal Auburn University, Department of Electrical and Computer Engineering, Auburn, AL 36849, USA yzz0009@auburn.edu, vagrawal@eng.auburn.edu
More informationOn Test Generation by Input Cube Avoidance
On Test Generation by Input Cube Avoidance Irith Pomeranz 1 and Sudhakar M. Reddy 2 School of Electrical & Computer Eng. Electrical & Computer Eng. Dept. Purdue University University of Iowa W. Lafayette,
More informationSlides for Faculty Oxford University Press All rights reserved.
Oxford University Press 2013 Slides for Faculty Assistance Preliminaries Author: Vivek Kulkarni vivek_kulkarni@yahoo.com Outline Following topics are covered in the slides: Basic concepts, namely, symbols,
More informationByzantine Consensus in Directed Graphs
Byzantine Consensus in Directed Graphs Lewis Tseng 1,3, and Nitin Vaidya 2,3 1 Department of Computer Science, 2 Department of Electrical and Computer Engineering, and 3 Coordinated Science Laboratory
More informationWe show that the composite function h, h(x) = g(f(x)) is a reduction h: A m C.
219 Lemma J For all languages A, B, C the following hold i. A m A, (reflexive) ii. if A m B and B m C, then A m C, (transitive) iii. if A m B and B is Turing-recognizable, then so is A, and iv. if A m
More informationAn Algorithm for Enumerating All Spanning Trees of a Directed Graph 1. S. Kapoor 2 and H. Ramesh 3
Algorithmica (2000) 27: 120 130 DOI: 10.1007/s004530010008 Algorithmica 2000 Springer-Verlag New York Inc. An Algorithm for Enumerating All Spanning Trees of a Directed Graph 1 S. Kapoor 2 and H. Ramesh
More informationMT365 Examination 2017 Part 1 Solutions Part 1
MT xamination 0 Part Solutions Part Q. G (a) Number of vertices in G =. Number of edges in G = (i) The graph G is simple no loops or multiple edges (ii) The graph G is not regular it has vertices of deg.,
More informationTEST cost in the integrated circuit (IC) industry has
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 33, NO. 8, AUGUST 2014 1219 Utilizing ATE Vector Repeat with Linear Decompressor for Test Vector Compression Joon-Sung
More informationDiagnostic Test Set Minimization and Full-Response Fault Dictionary
J Electron Test (2012) 28:177 187 DOI 10.1007/s10836-012-5286-3 Diagnostic Test Set Minimization and Full-Response Fault Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal Received: 13 November 2009
More informationDirected Graph for Finite-State Machine
Directed Graph for Finite-State Machine Tito D. Kesumo Siregar (13511018) 1 Program Studi Teknik Informatika Sekolah Teknik Elektro dan Informatika Institut Teknologi Bandung, Jl. Ganesha 10 Bandung 40132,
More informationQUANTIZER DESIGN FOR EXPLOITING COMMON INFORMATION IN LAYERED CODING. Mehdi Salehifar, Tejaswi Nanjundaswamy, and Kenneth Rose
QUANTIZER DESIGN FOR EXPLOITING COMMON INFORMATION IN LAYERED CODING Mehdi Salehifar, Tejaswi Nanjundaswamy, and Kenneth Rose Department of Electrical and Computer Engineering University of California,
More informationTreewidth and graph minors
Treewidth and graph minors Lectures 9 and 10, December 29, 2011, January 5, 2012 We shall touch upon the theory of Graph Minors by Robertson and Seymour. This theory gives a very general condition under
More informationRAM Testing Algorithms for Detection Multiple Linked Faults
RAM Testing Algorithms for Detection Multiple Linked Faults V.G. Mikitjuk, V.N. Yarmolik, A.J. van de Goor* Belorussian State Univ. of Informatics and Radioelectronics, P.Brovki 6, Minsk, Belarus *Delft
More informationExact Functional Fault Collapsing in Combinational Logic Circuits
xact Functional Fault Collapsing in Combinational Logic Circuits Robert Chang, ep eyedi, Andreas Veneris Magdy. Abadir University of Toronto Motorola Dept C 77 W. Parmer Toronto, ON M5 3G4 Austin, TX 78729
More informationDriving Toward Higher I DDQ Test Quality for Sequential Circuits: A Generalized Fault Model and Its ATPG
Driving Toward Higher I DDQ Test Quality for Sequential Circuits: A Generalized Fault Model and Its ATPG Hisashi Kondo Kwang-Ting Cheng y Kawasaki Steel Corp., LSI Division Electrical and Computer Engineering
More informationRigidity, connectivity and graph decompositions
First Prev Next Last Rigidity, connectivity and graph decompositions Brigitte Servatius Herman Servatius Worcester Polytechnic Institute Page 1 of 100 First Prev Next Last Page 2 of 100 We say that a framework
More informationX(1) X. X(k) DFF PI1 FF PI2 PI3 PI1 FF PI2 PI3
Partial Scan Design Methods Based on Internally Balanced Structure Tomoya TAKASAKI Tomoo INOUE Hideo FUJIWARA Graduate School of Information Science, Nara Institute of Science and Technology 8916-5 Takayama-cho,
More informationLecture Notes on Spanning Trees
Lecture Notes on Spanning Trees 15-122: Principles of Imperative Computation Frank Pfenning Lecture 26 April 25, 2013 The following is a simple example of a connected, undirected graph with 5 vertices
More informationScan-Based BIST Diagnosis Using an Embedded Processor
Scan-Based BIST Diagnosis Using an Embedded Processor Kedarnath J. Balakrishnan and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering University of Texas
More informationInadmissible Class of Boolean Functions under Stuck-at Faults
Inadmissible Class of Boolean Functions under Stuck-at Faults Debesh K. Das 1, Debabani Chowdhury 1, Bhargab B. Bhattacharya 2, Tsutomu Sasao 3 1 Computer Sc. & Engg. Dept., Jadavpur University, Kolkata
More informationBinary Decision Diagrams
Logic and roof Hilary 2016 James Worrell Binary Decision Diagrams A propositional formula is determined up to logical equivalence by its truth table. If the formula has n variables then its truth table
More informationInternational Journal of Digital Application & Contemporary research Website: (Volume 1, Issue 7, February 2013)
Programmable FSM based MBIST Architecture Sonal Sharma sonal.sharma30@gmail.com Vishal Moyal vishalmoyal@gmail.com Abstract - SOCs comprise of wide range of memory modules so it is not possible to test
More informationOptimal Variable Length Codes (Arbitrary Symbol Cost and Equal Code Word Probability)* BEN VARN
INFORMATION AND CONTROL 19, 289-301 (1971) Optimal Variable Length Codes (Arbitrary Symbol Cost and Equal Code Word Probability)* BEN VARN School of Systems and Logistics, Air Force Institute of Technology,
More informationCore Membership Computation for Succinct Representations of Coalitional Games
Core Membership Computation for Succinct Representations of Coalitional Games Xi Alice Gao May 11, 2009 Abstract In this paper, I compare and contrast two formal results on the computational complexity
More informationChapter 11: Graphs and Trees. March 23, 2008
Chapter 11: Graphs and Trees March 23, 2008 Outline 1 11.1 Graphs: An Introduction 2 11.2 Paths and Circuits 3 11.3 Matrix Representations of Graphs 4 11.5 Trees Graphs: Basic Definitions Informally, a
More informationEfficient RT-level Fault Diagnosis Methodology
Efficient RT-level Fault Diagnosis Methodology ABSTRACT Increasing IC densities necessitate diagnosis methodologies with enhanced defect locating capabilities. Yet the computational effort expended in
More informationAccurate Logic Simulation by Overcoming the Unknown Value Propagation Problem
Accurate Logic Simulation by Overcoming the Unknown Value Propagation Problem Sungho Kang Yonsei University Seoul, Korea shkang@yonsei.ac.kr Stephen A. Szygenda Southern Methodist University Dallas, Texas
More informationLecture: Analysis of Algorithms (CS )
Lecture: Analysis of Algorithms (CS483-001) Amarda Shehu Spring 2017 1 The Fractional Knapsack Problem Huffman Coding 2 Sample Problems to Illustrate The Fractional Knapsack Problem Variable-length (Huffman)
More informationIncremental Diagnosis of Multiple Open-Interconnects
Incremental Diagnosis of Multiple Open-Interconnects J Brandon Liu, Andreas Veneris University of Toronto, Department of ECE Toronto, ON M5S 3G4, Canada {liuji, veneris}@eecgutorontoca Hiroshi Takahashi
More informationOn the Relation between SAT and BDDs for Equivalence Checking
On the Relation between SAT and BDDs for Equivalence Checking Sherief Reda 1 Rolf Drechsler 2 Alex Orailoglu 1 1 Computer Science & Engineering Department University of California, San Diego La Jolla,
More informationCollapsing for Multiple Output Circuits. Diagnostic and Detection Fault. Raja K. K. R. Sandireddy. Dept. Of Electrical and Computer Engineering,
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy Dept. Of Electrical and Computer Engineering, Auburn University, Auburn AL-36849 USA Outline Introduction
More informationEvaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks
Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks Charles Stroud, Ping Chen, Srinivasa Konala, Dept. of Electrical Engineering University of Kentucky and Miron Abramovici
More informationArea Versus Detection Latency Trade-Offs in Self-Checking Memory Design
Area Versus Detection Latency Trade-Offs in Self-Checking Memory Design Omar Kebichi *, Yervant Zorian**, Michael Nicolaidis* * Reliable Integrated Systems Group, TIMA / INPG, 46 avenue Félix Viallet 38031
More informationMath 170- Graph Theory Notes
1 Math 170- Graph Theory Notes Michael Levet December 3, 2018 Notation: Let n be a positive integer. Denote [n] to be the set {1, 2,..., n}. So for example, [3] = {1, 2, 3}. To quote Bud Brown, Graph theory
More informationUse of Hierarchy in Fault Collapsing
Use of Hierarchy in Fault Collapsing Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 9724, USA srkkreddy@gmail.com Vishwani D. Agrawal Auburn University Auburn, AL 36849, USA vagrawal@eng.auburn.edu
More informationWe assume uniform hashing (UH):
We assume uniform hashing (UH): the probe sequence of each key is equally likely to be any of the! permutations of 0,1,, 1 UH generalizes the notion of SUH that produces not just a single number, but a
More informationGiven a text file, or several text files, how do we search for a query string?
CS 840 Fall 2016 Text Search and Succinct Data Structures: Unit 4 Given a text file, or several text files, how do we search for a query string? Note the query/pattern is not of fixed length, unlike key
More informationAD0A STANFORD UNIV CA DEPT OP COMPUTER SCIENCE F/6 12/1 VERIFICATION OF LINK-LEVEL PROTOCOLS,(U) JAN 81 D E KNUTH. N0R11476-C0330 UNCLASSIFIED
AD0A099 140 STANFORD UNIV CA DEPT OP COMPUTER SCIENCE F/6 12/1 VERIFICATION OF LINK-LEVEL PROTOCOLS,(U) JAN 81 D E KNUTH. N0R11476-C0330 UNCLASSIFIED STANCS-81-84 NL Report. N STAN I [EVEV iv Verification
More informationScribe: Virginia Williams, Sam Kim (2016), Mary Wootters (2017) Date: May 22, 2017
CS6 Lecture 4 Greedy Algorithms Scribe: Virginia Williams, Sam Kim (26), Mary Wootters (27) Date: May 22, 27 Greedy Algorithms Suppose we want to solve a problem, and we re able to come up with some recursive
More informationOn Covering a Graph Optimally with Induced Subgraphs
On Covering a Graph Optimally with Induced Subgraphs Shripad Thite April 1, 006 Abstract We consider the problem of covering a graph with a given number of induced subgraphs so that the maximum number
More informationA note on Prüfer-like coding and counting forests of uniform hypertrees
A note on Prüfer-like coding and counting forests of uniform hypertrees Christian Lavault Abstract The present note is designing encoding and decoding algorithms for a forest of rooted uniform hypertrees
More informationSome Applications of Graph Bandwidth to Constraint Satisfaction Problems
Some Applications of Graph Bandwidth to Constraint Satisfaction Problems Ramin Zabih Computer Science Department Stanford University Stanford, California 94305 Abstract Bandwidth is a fundamental concept
More informationOn Minimizing the Number of Test Points Needed to Achieve Complete Robust Path Delay Fault Testability
On Minimizing the Number of Test Points Needed to Achieve Complete Robust Path Delay Fault Testability Prasanti Uppaluri Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA
More informationOn Universal Cycles of Labeled Graphs
On Universal Cycles of Labeled Graphs Greg Brockman Harvard University Cambridge, MA 02138 United States brockman@hcs.harvard.edu Bill Kay University of South Carolina Columbia, SC 29208 United States
More informationREDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits *
REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits * Chen Wang, Irith Pomeranz and Sudhakar M. Reddy Electrical and Computer Engineering Department
More informationGenerating All Solutions of Minesweeper Problem Using Degree Constrained Subgraph Model
356 Int'l Conf. Par. and Dist. Proc. Tech. and Appl. PDPTA'16 Generating All Solutions of Minesweeper Problem Using Degree Constrained Subgraph Model Hirofumi Suzuki, Sun Hao, and Shin-ichi Minato Graduate
More informationDecreasing a key FIB-HEAP-DECREASE-KEY(,, ) 3.. NIL. 2. error new key is greater than current key 6. CASCADING-CUT(, )
Decreasing a key FIB-HEAP-DECREASE-KEY(,, ) 1. if >. 2. error new key is greater than current key 3.. 4.. 5. if NIL and.
More informationRepresentation of Graphs
Acta Informatica 17, 215-219 (1982) 9 Springer-Verlag 1982 Representation of Graphs Alon Itail and Michael Rodeh 2 t Computer Science Department, Technion - Israel Institute of Technology, Haifa, Israel
More informationRevisiting the bijection between planar maps and well labeled trees
Revisiting the bijection between planar maps and well labeled trees Daniel Cosmin Porumbel September 1, 2014 Abstract The bijection between planar graphs and well labeled trees was published by Cori and
More informationCharacterizing Graphs (3) Characterizing Graphs (1) Characterizing Graphs (2) Characterizing Graphs (4)
S-72.2420/T-79.5203 Basic Concepts 1 S-72.2420/T-79.5203 Basic Concepts 3 Characterizing Graphs (1) Characterizing Graphs (3) Characterizing a class G by a condition P means proving the equivalence G G
More informationDistributed minimum spanning tree problem
Distributed minimum spanning tree problem Juho-Kustaa Kangas 24th November 2012 Abstract Given a connected weighted undirected graph, the minimum spanning tree problem asks for a spanning subtree with
More informationBinary trees having a given number of nodes with 0, 1, and 2 children.
Binary trees having a given number of nodes with 0, 1, and 2 children. Günter Rote 13. August 1997 Zusammenfassung We give three combinatorial proofs for the number of binary trees having a given number
More informationInfinite locally random graphs
Infinite locally random graphs Pierre Charbit and Alex D. Scott Abstract Motivated by copying models of the web graph, Bonato and Janssen [3] introduced the following simple construction: given a graph
More information22 Elementary Graph Algorithms. There are two standard ways to represent a
VI Graph Algorithms Elementary Graph Algorithms Minimum Spanning Trees Single-Source Shortest Paths All-Pairs Shortest Paths 22 Elementary Graph Algorithms There are two standard ways to represent a graph
More informationThe Structure of Bull-Free Perfect Graphs
The Structure of Bull-Free Perfect Graphs Maria Chudnovsky and Irena Penev Columbia University, New York, NY 10027 USA May 18, 2012 Abstract The bull is a graph consisting of a triangle and two vertex-disjoint
More informationCovering the edges of a graph by a prescribed tree with minimum overlap
Covering the edges of a graph by a prescribed tree with minimum overlap Noga Alon Yair Caro Raphael Yuster Abstract Let H = (V H, E H ) be a graph, and let k be a positive integer. A graph G = (V G, E
More informationLecture 25 Notes Spanning Trees
Lecture 25 Notes Spanning Trees 15-122: Principles of Imperative Computation (Spring 2016) Frank Pfenning 1 Introduction The following is a simple example of a connected, undirected graph with 5 vertices
More information22 Elementary Graph Algorithms. There are two standard ways to represent a
VI Graph Algorithms Elementary Graph Algorithms Minimum Spanning Trees Single-Source Shortest Paths All-Pairs Shortest Paths 22 Elementary Graph Algorithms There are two standard ways to represent a graph
More information6. Advanced Topics in Computability
227 6. Advanced Topics in Computability The Church-Turing thesis gives a universally acceptable definition of algorithm Another fundamental concept in computer science is information No equally comprehensive
More informationAdaptive Techniques for Improving Delay Fault Diagnosis
Adaptive Techniques for Improving Delay Fault Diagnosis Jayabrata Ghosh-Dastidar and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering University of Texas,
More informationDiagnostic Testing of Embedded Memories Using BIST
Diagnostic Testing of Embedded Memories Using BIST Timothy J. Bergfeld Dirk Niggemeyer Elizabeth M. Rudnick Center for Reliable and High-Performance Computing, University of Illinois 1308 West Main Street,
More informationAn Efficient Test Relaxation Technique for Synchronous Sequential Circuits
An Efficient Test Relaxation Technique for Synchronous Sequential Circuits Aiman El-Maleh and Khaled Al-Utaibi King Fahd University of Petroleum and Minerals Dhahran 326, Saudi Arabia emails:{aimane, alutaibi}@ccse.kfupm.edu.sa
More informationPaths, Flowers and Vertex Cover
Paths, Flowers and Vertex Cover Venkatesh Raman, M.S. Ramanujan, and Saket Saurabh Presenting: Hen Sender 1 Introduction 2 Abstract. It is well known that in a bipartite (and more generally in a Konig)
More informationApproximability Results for the p-center Problem
Approximability Results for the p-center Problem Stefan Buettcher Course Project Algorithm Design and Analysis Prof. Timothy Chan University of Waterloo, Spring 2004 The p-center
More informationLecture 19 Thursday, March 29. Examples of isomorphic, and non-isomorphic graphs will be given in class.
CIS 160 - Spring 2018 (instructor Val Tannen) Lecture 19 Thursday, March 29 GRAPH THEORY Graph isomorphism Definition 19.1 Two graphs G 1 = (V 1, E 1 ) and G 2 = (V 2, E 2 ) are isomorphic, write G 1 G
More informationHashing. Yufei Tao. Department of Computer Science and Engineering Chinese University of Hong Kong
Department of Computer Science and Engineering Chinese University of Hong Kong In this lecture, we will revisit the dictionary search problem, where we want to locate an integer v in a set of size n or
More informationTest Match Partnering Specialist Boundary-Scan with ICT
Test Match Partnering Specialist Boundary-Scan with ICT Introduction: Boosting ICT to Improve Testability Popular ICT platforms from well-known vendors can perform a wide variety of analogue, digital,
More informationOptimal Multi-Domain Clock Skew Scheduling
Optimal Multi-Domain Clock Skew Scheduling Li Li, Yinghai Lu, and Hai Zhou Department of Electrical Engineering and Computer Science Northwestern University Abstract Clock skew scheduling is an effective
More information1488 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 12, DECEMBER 1997
1488 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 12, DECEMBER 1997 Nonscan Design-for-Testability Techniques Using RT-Level Design Information Sujit Dey,
More informationThroughout the chapter, we will assume that the reader is familiar with the basics of phylogenetic trees.
Chapter 7 SUPERTREE ALGORITHMS FOR NESTED TAXA Philip Daniel and Charles Semple Abstract: Keywords: Most supertree algorithms combine collections of rooted phylogenetic trees with overlapping leaf sets
More informationAn On-line Variable Length Binary. Institute for Systems Research and. Institute for Advanced Computer Studies. University of Maryland
An On-line Variable Length inary Encoding Tinku Acharya Joseph F. Ja Ja Institute for Systems Research and Institute for Advanced Computer Studies University of Maryland College Park, MD 242 facharya,
More informationA Vizing-like theorem for union vertex-distinguishing edge coloring
A Vizing-like theorem for union vertex-distinguishing edge coloring Nicolas Bousquet, Antoine Dailly, Éric Duchêne, Hamamache Kheddouci, Aline Parreau Abstract We introduce a variant of the vertex-distinguishing
More informationProperties of red-black trees
Red-Black Trees Introduction We have seen that a binary search tree is a useful tool. I.e., if its height is h, then we can implement any basic operation on it in O(h) units of time. The problem: given
More informationTopics in Software Testing
Dependable Software Systems Topics in Software Testing Material drawn from [Beizer, Sommerville] Software Testing Software testing is a critical element of software quality assurance and represents the
More informationMulti-Cluster Interleaving on Paths and Cycles
Multi-Cluster Interleaving on Paths and Cycles Anxiao (Andrew) Jiang, Member, IEEE, Jehoshua Bruck, Fellow, IEEE Abstract Interleaving codewords is an important method not only for combatting burst-errors,
More informationInducing Diagnostic Inference Models from Case Data
Chapter 5 Inducing Diagnostic Inference Models from Case Data John W. Sheppard ARINC Incorporated Keywords: Abstract: Diagnostic inference models, case based reasoning, diagnostics, system test, certainty
More informationDiagnostic Test Vectors for Combinational and Sequential
Compaction of Pass/Fail-based Diagnostic Test Vectors for Combinational and Sequential Circuits Yoshinobu Higami, Hiroshi Takahashi, Shin-ya Kobayashi and Yuzo Takamatsu(Ehime University) Kewal K. Saluja
More informationMT365 Examination 2007 Part 1. Q1 (a) (b) (c) A
MT6 Examination Part Solutions Q (a) (b) (c) F F F E E E G G G G is both Eulerian and Hamiltonian EF is both an Eulerian trail and a Hamiltonian cycle. G is Hamiltonian but not Eulerian and EF is a Hamiltonian
More informationJob Re-Packing for Enhancing the Performance of Gang Scheduling
Job Re-Packing for Enhancing the Performance of Gang Scheduling B. B. Zhou 1, R. P. Brent 2, C. W. Johnson 3, and D. Walsh 3 1 Computer Sciences Laboratory, Australian National University, Canberra, ACT
More informationHorn Formulae. CS124 Course Notes 8 Spring 2018
CS124 Course Notes 8 Spring 2018 In today s lecture we will be looking a bit more closely at the Greedy approach to designing algorithms. As we will see, sometimes it works, and sometimes even when it
More informationJoint Entity Resolution
Joint Entity Resolution Steven Euijong Whang, Hector Garcia-Molina Computer Science Department, Stanford University 353 Serra Mall, Stanford, CA 94305, USA {swhang, hector}@cs.stanford.edu No Institute
More informationAt-Speed Scan Test with Low Switching Activity
21 28th IEEE VLSI Test Symposium At-Speed Scan Test with Low Switching Activity Elham K. Moghaddam Department of ECE, University of Iowa, Iowa City, IA 52242 ekhayatm@engineering.uiowa.edu Janusz Rajski
More informationTIMING-INDEPENDENT TESTING OF CROSSTALK IN THE PRESENCE OF DELAY PRODUCING DEFECTS USING SURROGATE FAULT MODELS *
TIMING-INDEPENDENT TESTING OF CROSSTALK IN THE PRESENCE OF DELAY PRODUCING DEFECTS USING SURROGATE FAULT MODELS * Shahdad Irajpour Sandeep K. Gupta Melvin A. Breuer Department of EE Systems, University
More information2 Eulerian digraphs and oriented trees.
2 Eulerian digraphs and oriented trees. A famous problem which goes back to Euler asks for what graphs G is there a closed walk which uses every edge exactly once. (There is also a version for non-closed
More informationLecture 4: Petersen Graph 2/2; also, Friendship is Magic!
Spectral Graph Theory Instructor: Padraic Bartlett Lecture 4: Petersen Graph /; also, Friendship is Magic! Week 4 Mathcamp 0 We did a ton of things yesterday! Here s a quick recap:. If G is a n, k, λ,
More informationFigure-2.1. Information system with encoder/decoders.
2. Entropy Coding In the section on Information Theory, information system is modeled as the generationtransmission-user triplet, as depicted in fig-1.1, to emphasize the information aspect of the system.
More informationnections must be tested before chips are attached, in order plete testing of the given tree (it is not necessary that the
How to Test a Tree Andrew B. Kahng, 1 Gabriel Robins, 2 Elizabeth A. Walkup 3 1 Department of Computer Science, UCLA, Los Angeles, California 90095-1596 2 Department of Computer Science, University of
More information