V103 TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO. General Description. Features. Block Diagram
|
|
- Laureen Morris
- 5 years ago
- Views:
Transcription
1 General Descripion The V103 LVDS display inerface ransmier is primarily designed o suppor pixel daa ransmission beween a video processing engine and a digial video display. The daa rae suppors up o SXGA+ resoluions and can be used in Plasma, Rear Projecor, Fron Projecor, CRT and LCD display applicaions. I can also be used in oher high-bandwidh parallel daa applicaions and provides a low EMI inerconnec over a low cos, low bus widh cable up o several meers in lengh. The V103 convers 35 bis of CMOS/TTL daa, clocked on he rising or falling edge of an inpu clock (selecable), ino six LVDS (Low Volage Differenial Signaling) serial daa sream pairs. In video applicaions he 35 bis is normally divided ino 10 bis for each R, G and B channel and 5 conrol bis. When combined wih he V104 LVDS display inerface receiver, he V103 + V104 combinaion provides a 35-bi wide, 90 MHz ranspor. The rae of each LVDS channel is 630 Mbps for a 90MHz daa inpu clock, 945 Mbps for 135MHz. Feaures Pin compaible wih THine THC63LVD103 Wide pixel clock range: MHz Suppors a wide range of video and graphics modes including VGA, SVGA, XGA, SXGA, SXGA+, NTSC, PAL, SDTV, and HDTV up o 1080I or 20P Inernal PLL requires no exernal loop filer Selecable rising or falling clock edge for daa alignmen Compaible wih Spread Specrum clock source Reduced LVDS oupu volage swing mode (selecable) o minimize EMI CMOS/TTL daa inpus can be configured for reduced inpu volage swing Single 3.3 V supply Low power consumpion CMOS design Power down mode 64-pin TQFP lead free package Block Diagram TA0-6 TB0-6 TC0-6 TD0-6 TE0-6 RS R/F /PWDN Parallel o Serial TA+ TA- TB+ TB- TC+ TC- TD+ TD- TE+ TE- CLKIN (8 o 135 MHz) PLL TCLK+ TCLK- V103 Daashee 1 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
2 Pin Assignmen TD5 TD6 TE0 TE1 TE2 VCC TE3 TE4 TE5 CLKIN /PWDN PLL PLLVCC TE pin TQFP TB5 TB4 TB3 TB2 RS TB1 TB0 TA6 TA5 TA4 TA3 TA2 TA1 TA0 LVDS TE+ TE- TD+ TD- TCLK+ TCLK- TC+ TC- LVDS LVDSVCC TB+ TA- LVDS TB- TA+ TD4 TD3 TD2 TD1 R/F TD0 TC6 TC5 TC4 TC3 TC2 TC1 VCC TC0 TB V103 Daashee 2 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
3 Pin Descripions Pin Number Pin Name 30, 31 TA+, TA- Pin Type 28, 29 TB+, TB- 24, 25 TC+, TC- LVDS OUT LVDS Serial Daa Oupu Pairs 20, 21 TD+, TD- 18, 19 TE+, TE- 22, 23 TCLK+, TCLK- LVDS OUT LVDS Reference Clock Oupu Pair 33, 34, 35, 36, 3, 38, 40 TA0 ~ TA6 Pin Descripion 41, 42, 44, 45, TB0 ~ TB6 46, 48, 49 50, 52, 53, 54, TC0 ~ TC6 55, 5, 58 IN CMOS/TTL (or small signal) Daa Bi Inpus 59, 61, 62, 63, TD0 ~ TD6 64, 1, 3 4, 5, 6, 8, 9, 11, TE0 ~ TE /PWDN IN High: Normal device operaion Low: Power down; all oupus become high impedance 43 RS IN Volage level on his pin ses LVDS oupu swing volage and daa inpu swing volage; refer o he able a he boom of his page. 60 R/F IN Inpu Clock riggering edge selec. High: Rising edge; Low: Falling edge. 51, VCC Power Power supply pins for TTL inpus and digial circuiry. 12 CLKIN IN Clock Inpu. 2, 10, 39, 4, Ground Ground pins for TTL inpus and digial circuiry LVDSVCC Power Power supply pins for LVDS oupus. 1, 26, 32 LVDS Ground Ground pins for LVDS oupus. 15 PLLVCC Power Power supply pin for PLL circuiry. 14 PLL Ground Ground pin for PLL circuiry. RS Inpu Volage Configuraion o se LVDS Oupu Swing and Daa Inpu Swing RS Inpu Volage LVDS Oupu Swing CMOS/TTL Inpu Configuraion (Inpu Volage Swing) VCC 350 mv Sandard Configuraion ~ 1.4 V (VREF 1 ) 350 mv Small Inpu Swing Configuraion mv Sandard Configuraion 1 Noe 1: Refer o DC Elecrical Characerisics. V103 Daashee 3 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
4 Exernal Componens Decoupling capaciors should be used for all power pins. The V103 requires no oher exernal componens. Absolue Maximum Raings Sresses above he raings lised below can cause permanen damage o he V103. These raings, which are sandard values for ICS commercially raed pars, are sress raings only. Funcional operaion of he device a hese or any oher condiions above hose indicaed in he operaional secions of he specificaions is no implied. Exposure o absolue maximum raing condiions for exended periods can affec produc reliabiliy. Elecrical parameers are guaraneed only over he recommended operaing emperaure range. Iem Raing Supply Volage, VCC -0.3 V o +4.0 V CMOS/TTL Inpu Volage -0.3 V o VCC+0.3 V CMOS/TTL Oupu Volage -0.3 V o VCC+0.3 V LVDS Driver Oupu Volage -0.3 V o VCC+0.3 V Sorage Temperaure -55 o +150 C Juncion Temperaure 120 C Soldering Temperaure (10 seconds) 260 C Maximum Power 25 C 1.0 W Recommended Operaion Condiions Parameer Min. Typ. Max. Unis Ambien Operaing Temperaure 0 +0 C Power Supply Volage (measured in respec o ) V V103 Daashee 4 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
5 DC Elecrical Characerisics VDD=3.3 V ±10%, Ambien emperaure 0 o +0 C Parameer Symbol Condiions Min. Typ. Max. Unis CMOS/TTL Inpus, Sandard Configuraion Inpu High Volage V IH RS=VCC or 2.00 VCC V Inpu Low Volage V IL RS=VCC or 0.80 V Inpu Curren I INC 0V<VIN<VCC ±10 µa CMOS/TTL Inpus, Small Inpu Swing Configuraion 1 Max Inpu Swing Volage V DDQ V V REF = V RS = V DDQ /2 Inpu Reference Volage ino pin RS V REF V DDQ /2 V High Level Inpu Volage (for small inpu swing condiion) Low Level Inpu Volage (for small inpu swing condiion) V SH 2 V SL 2 V REF =V DDQ /2 V DDQ /2 +0.1V V REF =V DDQ /2 V DDQ /2-0.1V Noe 1: V DDQ volage defines he max volage of he small swing inpu and is no an acual inpu ino he device. Noe 2: Small inpu swing volage is applied o TA[6:0], TB[6:0], TC[6:0], TD[6:0], TE[6:0], and CLKIN. V V LVDS Transmier DC Specificaions Differenial Oupu Volage, R L = 100Ω V OD Normal swing RS = VCC Reduced swing RS = mv mv Change in V OD Beween Complimenary DV OD 35 mv Oupu Saes Common Mode Volage V OC RL = 100Ω V Change in V OC Beween Complimenary DV OC 35 mv Oupu Saes Oupu Shor Circui Curren I OS V OUT = 0V, RL = 100Ω -24 ma Oupu Tri-Sae Curren I OZ /PWDN = 0V, V OUT = 0V o VCC ±10 µa Supply Curren Transmier Supply Curren I TCCG R L = 100Ω, C L =5 pf, f = 85 MHz ma VCC = 3.3 V, RS = VCC Gray Scale Paern f =135 MHz 0 6 ma R L = 100Ω, C L =5 pf, f = 85 MHz ma VCC = 3.3 V, RS = Gray Scale Paern f =135 MHz ma Transmier Supply Curren I TCCW R L = 100Ω, C L = 5 pf, f = 85 MHz 69 5 ma VCC = 3.3 V, RS = VCC Wors Case Paern f =135 MHz 8 93 ma R L = 100Ω, C L = 5 pf, f = 85 MHz ma VCC = 3.3 V, RS = Wors Case Paern f =135 MHz 3 9 ma Transmier Power Down Supply Curren I TCCS /PWDN = L 10 µa V103 Daashee 5 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
6 Gray Scale Paern CLKIN Tx 0 Tx 1 Tx 2 Tx 3 Tx 4 Tx 5 Tx 6 x = A, B, C, D, E Wors Case Paern CLKIN Tx 0 Tx 1 Tx 2 Tx 3 Tx 4 Tx 5 Tx 6 x = A, B, C, D, E AC Elecrical Characerisics V103 Daashee 6 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
7 VDD=3.3 V ±10%, Ambien emperaure 0 o +0 C Parameer Symbol Min. Typ. Max. Unis Swiching Characerisics CLK IN Transiion Time TCIT 5 ns CLK IN Period TCP ns CLK IN High Time TCH 0.35 TCP 0.5 TCP 0.65 TCP ns CLK IN Low Time TCL 0.35 TCP 0.5 TCP 0.65 TCP ns CLK IN o TCLK± Delay TCD 3 TCP ns TTL Daa Seup o CLK IN TS 2.5 ns TTL Daa Hold from CLK IN TH 0 ns LVDS Transiion Time LVT ns Oupu Daa Posiion0 TOP ns Oupu Daa Posiion1 TOP0 ns TCP -0.2 TCP TCP +0.2 Oupu Daa Posiion2 TOP6 ns 2 TCP TCP 2 TCP +0.2 Oupu Daa Posiion3 TOP5 ns 3 TCP TCP 3 TCP +0.2 Oupu Daa Posiion4 TOP4 ns 4 TCP TCP 4 TCP +0.2 Oupu Daa Posiion5 TOP3 ns 5 TCP TCP 5 TCP +0.2 Oupu Daa Posiion6 TOP2 ns 6 TCP TCP 6 TCP +0.2 Phase Lock Loop Se TPLL 10.0 ms Thermal Characerisics Parameer Symbol Condiions Min. Typ. Max. Unis Thermal Resisance Juncion o Ambien θ JA Sill air 53 C/W θ JA 1 m/s air flow 40 C/W θ JA 3 m/s air flow 33 C/W Thermal Resisance Juncion o Case θ JC 8 C/W V103 Daashee 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
8 AC Timing Diagrams TTL Inpu 90% 90% CLK IN 10% 10% TCIT TCIT LVDS Oupu V DIFF = (TA+) (TA-) 80% 80% 20% 20% TA+ LVT LVT 5 pf 100 ohms TTL Inpus TCP TCH CLK IN VCC/2 VCC/2 VCC/2 TCL TS TH Tx0-Tx6 VCC/2 VCC/2 TCLK+ TA- TCLK- TCD VOC Noe: CLK IN: for R/F =, denoe as solid line. for R/F = VCC, denoe as dashed line V103 Daashee 8 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
9 Small Swing Inpus TCP TCH CLK IN V DDQ/2 V DDQ/2 V DDQ /2 V REF V DDQ TCL TS TH Tx0-Tx6 V DDQ/2 V DDQ/2 V REF V DDQ TCD TCLK+ TCLK- VOC Noe: CLK IN: for R/F =, denoe as solid line. for R/F = VCC, denoe as dashed line LVDS Oupu V DIFF = 0V V DIFF = 0V TCLK OUT (Differenial) TA6 TA5 TA4 TA3 TA2 TA1 TA0 TB6 TB5 TB4 TB3 TB2 TB1 TB0 TC6 TC5 TC4 TC3 TC2 TC1 TC0 TD6 TD5 TD4 TD3 TD2 TD1 TD0 TA+/- TB+/- TC+/- TD+/- TE+/- TE6 TE5 TE4 TE3 TE2 TE1 TE0 Previous Cycle TOP1 Nex Cycle TOP0 TOP6 TOP5 TOP4 TOP3 TOP2 V103 Daashee 9 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
10 Phase Lock Loop Se Time /PWDN VCC 2.0 V 3.0 V TPLL 3.6 V CLKIN V DIFF = 0V TCLKx+/- V103 Daashee 10 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
11 Package Ouline and Package Dimensions (64-pin TQFP) Package dimensions are kep curren wih JEDEC Publicaion No. 95, variaion ACD. ALL DIMENSIONS ARE IN MILLIMETERS. SYMBOL MIN/MAX N 64 A -- / 1.20 A / 0.15 A / 1.05 b 0.1 / 0.2 c 0.09 / 0.20 D BASIC D BASIC D2.50 Ref. E BASIC E BASIC E2.50 Ref. e 0.50 BASIC L 0.45 / 0.5 θ 0 / ccc -- / 0.08 D3&E3 - Ordering Informaion Par / Order Number Marking Shipping Packaging Package Temperaure V103YLF V103YLF Tray (160 unis per ray) 64-pin TQFP 0 o +0 C V103YLFT V103YLF Tape and Reel 64-pin TQFP 0 o +0 C The LF par number suffix denoes he device as Lead (Pb) Free and ha he device is RoHS complian. While he informaion presened herein has been checked for boh accuracy and reliabiliy, Inegraed Circui Sysems (ICS) assumes no responsibiliy for eiher is use or for he infringemen of any paens or oher righs of hird paries, which would resul from is use. No oher circuis, paens, or licenses are implied. This produc is inended for use in normal commercial applicaions. Any oher applicaions such as hose requiring exended emperaure range, high reliabiliy, or oher exraordinary environmenal requiremens are no recommended wihou addiional processing by ICS. ICS reserves he righ o change any circuiry or specificaions wihou noice. ICS does no auhorize or warran any ICS produc for use in life suppor devices or criical medical insrumens. V103 Daashee 11 11/23/06 Revision 2.0 Inegraed Circui Sysems 525 Race Sree, San Jose, CA el (408)
THC63LVDM83R/THC63LVDM63R
THC63LVDM83R/THC63LVDM63R_Rev2.0 THC63LVDM83R/THC63LVDM63R REDUCED SWING LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE General Description The THC63LVDM83R transmitter converts 28bits of CMOS/TTL data
More informationMIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch
CableCARD Power Swich General Descripion is designed o supply power o OpenCable sysems and CableCARD hoss. These CableCARDs are also known as Poin of Disribuion (POD) cards. suppors boh Single and Muliple
More informationHigh Speed 10-bits LVDS Transmitter EP103. User Guide V0.6
High Speed 10-bits LVDS Transmitter EP103 User Guide V0.6 Revised: Feb 16, 2007 Original Release Date: Oct 31, 2003, Taiwan reserves the right to make changes without further notice to any products herein
More informationTHC63LVD103D. 160MHz 30bit COLOR LVDS TRANSMITTER. Features
THC63LVD103D 160MHz 30bit COLOR LVDS TRANSMITTER General Description The THC63LVD103D transmitter is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to 1080p(60Hz).
More informationPCMCIA / JEIDA SRAM Card
Daashee PCMCIA / JEIDA SRAM Card Version 10 Preliminary Version 10 Page1 Documen Version Version Descripion Dae Edior Approved by 8 Updae 2, April, 2002 Greg Lin Greg Lin 9 Updae 10, Aug., 2010 Amos Chung
More informationPCMCIA / JEIDA SRAM Card
Daashee PCMCIA / JEIDA SRAM Card Version 12 Preliminary Version 12 Page1 Documen Version Version Descripion Dae Edior Approved by 8 Updae 2,Apr. 2002 Greg Lin Greg Lin 9 Updae 10,Aug. 2010 Amos Chung Ken
More informationLVDS Product. +3.3V LVDS 24Bit Flat Panel Display (FPD) Transmitter - 85MHz DTC34LM85AL TTL PARALLEL -TO- LVDS
LVDS Product DTC34LM85AL ( Rev. 1.0) REVISED APR. 2009 +3.3V LVDS 24Bit Flat Panel Display (FPD) Transmitter - 85MHz General Description The DTC34LM85AL transmitter converts 28 bits of CMOS/TTL data into
More informationTHC63LVDM83D-Z. 24bit COLOR OPEN LDI(LVDS) TRANSMITTER
THC63LVDM83D-Z 24bit COLOR OPEN LDI(LVDS) TRANSMITTER General Description The THC63LVDM83D-Z transmitter is designed to support pixel data transmission between Host and Flat Panel Display up to 1080p/WUXGAresolutions.
More informationLD7832A 4/17/2013. High Power Factor LED Controller with HV Start-up. General Description. Features. Applications. Typical Application REV: 00
4/17/2013 High Power Facor LED Conroller wih HV Sar-up REV: 00 General Descripion The is a buck soluion wih high PFC conrol for LED lighing. I feaures HV sar-up, easy o design wih minimum cos and PCB size.
More informationHigh Speed CAN Transceiver with Wake and Failure Detection
1 Overview Feaures HS CAN Transceiver wih daa ransmission rae up o 1 MBaud Complian o ISO 11898-5 Very low power consumpion in Sleep mode Bus Wake-Up and local Wake-Up Inhibi oupu o conrol exernal circuiry
More informationTLE9250V. 1 Overview. High Speed CAN FD Transceiver. Qualified for Automotive Applications according to AEC-Q100
High Speed CAN FD Transceiver 1 Overview Qualified for Auomoive Applicaions according o AEC-Q100 Feaures Fully complian o ISO 11898-2 (2016) and SAE J2284-4/-5 Reference device and par of Ineroperabiliy
More informationLocation. Electrical. Loads. 2-wire mains-rated. 0.5 mm² to 1.5 mm² Max. length 300 m (with 1.5 mm² cable). Example: Belden 8471
Produc Descripion Insallaion and User Guide Transiser Dimmer (454) The DIN rail mouned 454 is a 4channel ransisor dimmer. I can operae in one of wo modes; leading edge or railing edge. All 4 channels operae
More informationTLE6251-3G. Data Sheet. Automotive Power. High Speed CAN-Transceiver with Wake and Failure Detection. Rev. 1.1,
High Speed CAN-Transceiver wih Wake and Failure Deecion Daa Shee Rev. 1.1, 2011-06-06 Auomoive Power Table of Conens 1 Overview....................................................................... 3
More informationFeatures RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RCK+ RCK- PWRDWN
General Description The V386 is an ideal LVDS receiver that converts 4-pair LVDS data streams into parallel 28 bits of CMOS/TTL data with bandwidth up to 2.38 Gbps throughput or 297.5 Mbytes per second.
More informationTHC63LVD823B. 160MHz 51Bits LVDS Transmitter. Features. Data Formatter 1) DEMUX 2) MUX PLL
THC63LVD823B 160MHz 51Bits LVDS Transmitter General Description The THC63LVD823B transmitter is designed to support Single Link transmission between Host and Flat Panel Display and Dual Link transmission
More informationMUX 1. GENERAL DESCRIPTION
256Mb Async./Burs/Sync./A/D MUX 1. GENERAL DESCRIPTION Winbond x16 ADMUX producs are high-speed, CMOS pseudo-saic random access memory developed for lowpower, porable applicaions. The device has a DRAM
More informationTimers CT Range. CT-D Range. Electronic timers. CT-D Range. Phone: Fax: Web: -
CT-D Range Timers CT-D Range Elecronic imers Characerisics Diversiy: mulifuncion imers 0 single-funcion imers Conrol supply volages: Wide range: -0 V AC/DC Muli range: -8 V DC, 7 ime ranges from 0.0s o
More informationICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.
More informationTo Our Customers.
To Our Customers CEL continues to offer industry leading semiconductor products from Japan. We are pleased to add new communication products from Electronics to our product portfolio. www.cel.com 112MHz
More informationT1/E1 CLOCK MULTIPLIER. Features
DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital
More informationPSD. Digital Pressure Sensor. LED Display with Switch & Analog Outputs
Digial ressure Sensor LED Display wih Swich & Analog Oupus measuring monioring analyzing SD Auhorized Disribuor: WESCHLER INSTRUMENTS phone: 800-903-9870 0-378-680 fax: 800-903-990 0-238-0660 www.weschler.com
More informationMB86297A Carmine Timing Analysis of the DDR Interface
Applicaion Noe MB86297A Carmine Timing Analysis of he DDR Inerface Fujisu Microelecronics Europe GmbH Hisory Dae Auhor Version Commen 05.02.2008 Anders Ramdahl 0.01 Firs draf 06.02.2008 Anders Ramdahl
More informationIDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO
DATASHEET ADVANCE INFORMATION IDTVP386 General Description The VP386 is an ideal LVDS receiver that converts 4-pair LVDS data streams into parallel 28 bits of CMOS/TTL data with bandwidth up to 2.8 Gbps
More information56bit LVDS Transmitter 56:8 Serializer
LVDS Interface ICs 56bit LVDS Transmitter 56:8 Serializer BU7988KVT Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range
More informationETD-BL-1T-OFF-CC-... Timer relay with off delay (with control contact) and adjustable time. INTERFACE Data sheet _en_01. 1 Description.
Timer relay wih off delay (wih conrol conac) and adjusable ime INTERFACE Daa shee 103617_en_01 1 Descripion PHOENIX CONTACT - 09/2009 Feaures Compac ime relay in he 6.2 mm housing in order o conrol ime
More informationBulletin 700-HA Plug-in Style Relays
Bullein 00-HA Bullein 00-HA or Changeover s Tube Base Socke Mouning Muli-Range Time and Surge Suppressor Modules Table of Conens Descripion Page Descripion Page Overview...........................................
More informationIMM2G64D3LSOD8AG (Die Revision C) 16GByte (2048M x 64 Bit)
Daashee Rev. 1.0 2018 IMM2G64D3LSOD8AG (Die Revision C) 16GBye (2048M x 64 Bi) 16GB DDR3 Unbuffered SO-DIMM RoHS Complian Produc Remark: Please refer o he las page of he i) Conens ii) Lis of Table iii)
More informationIMM4G72D3LRDQ4AG (Die Revision C) 32GByte (4096M x 72 Bit)
Daashee Rev. 1.0 2018 IMM4G72D3LRDQ4AG (Die Revision C) 32GBye (4096M x 72 Bi) 32GB DDR3 Regisered DIMM RoHS Complian Produc Remark: Please refer o he las page of he i) Conens ii) Lis of Table iii) Lis
More informationLVDS Product. +3.3V LVDS 18Bit Flat Panel Display (FPD) Receiver - 85MHz. Features PLL. RCLK+/- (20MHz ~ 85MHz)
LVDS Product DTC33LF86L/ DTC33LR86L (Rev. 2.2) REVISED APR. 2009 +3.3V LVDS 18Bit Flat Panel Display (FPD) Receiver - 85MHz General Description The DTC33LF86L/DTC33LR86L receivers convert the LVDS (Low
More informationLVDS Product. +3.3V LVDS 24Bit Flat Panel Display (FPD) Receiver - 85MHz. Features PLL. RCLK+/- (20MHz ~ 85MHz)
LVDS Product DTC34LF86L/DTC34LR86L (Rev. 2.2) REVISED APR. 2009 +3.3V LVDS 24Bit Flat Panel Display (FPD) Receiver - 85MHz General Description The DTC34LF86L/LR86L receivers convert the LVDS (Low Voltage
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
More informationTHC63LVD1023B. 160MHz 67Bits LVDS Transmitter. Features. 5) Input Port SW 6) Crosspoint. Data Formatter. 3) Distribution 1) DEMUX 2) MUX 4) DDR MUX
THC63LVD1023B 160MHz 6Bits LVDS Transmitter General Description The THC63LVD1023B transmitter is designed to suport Single Link transmission between Host and Flat Panel Display up to 1080p(60Hz) resolutions
More informationSY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer
Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer General Description The is a 3.3V, fully differential, low skew, 1:4 LVDS fanout buffer that accepts LVTTL or LVCMOS inputs. It is capable
More informationChapter 4 Sequential Instructions
Chaper 4 Sequenial Insrucions The sequenial insrucions of FBs-PLC shown in his chaper are also lised in secion 3.. Please refer o Chaper, "PLC Ladder diagram and he Coding rules of Mnemonic insrucion",
More informationIMM2G72D3LRVQ8AG (Die Revision C) 16GByte (2048M x 72 Bit)
Daashee Rev. 1.0 2018 IMM2G72D3LRVQ8AG (Die Revision C) 16GBye (2048M x 72 Bi) 16GB DDR3 VLP Regisered DIMM RoHS Complian Produc Remark: Please refer o he las page of he i) Conens ii) Lis of Table iii)
More informationOrder code M F Type of relay
elay niversal MF for Curren Monioring elay niversal MF2 for Curren Monioring Sandard ype Large conac gap, swiching volage herefore 400 VAC Monioring of DC and AC currens Order Code Order code M F 2 0 40
More informationTo Our Customers.
To Our Customers CEL continues to offer industry leading semiconductor products from Japan. We are pleased to add new communication products from THine Electronics to our product portfolio. www.cel.com
More informationElite Acoustics Engineering A4-8 Live-Performance Studio Monitor with 4 Channels, Mixer, Effects, and Bluetooth Quick Start Guide
Elie Acousics Engineering A4-8 Live-Performance Sudio Monior wih 4 Channels, Mixer, Effecs, and Blueooh Quick Sar Guide WHAT IS IN THE BOX Your A4-8 package conains he following: (1) Speaker (1) 12V AC
More informationFIN3385 FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers
October 2003 Revised January 2004 FIN3385 FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers General Description The FIN3385 and FIN3383 transform 28 bit wide parallel LVTTL (Low Voltage TTL)
More informationTHC63LVD1023B. 160MHz 67Bits LVDS Transmitter. Features. 5) Input Port SW 6) Crosspoint. Data Formatter. 3) Distribution 1) DEMUX 2) MUX 4) DDR MUX
THC63LVD1023B 160MHz 6Bits LVDS Transmitter General Description The THC63LVD1023B transmitter is designed to suport Single Link transmission between Host and Flat Panel Display up to 1080p(60Hz) resolutions
More informationFIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS
FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS Mohammed A. Aseeri and M. I. Sobhy Deparmen of Elecronics, The Universiy of Ken a Canerbury Canerbury, Ken, CT2
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationTHC63LVDF84B. 24bit COLOR LVDS RECEIVER (Falling Edge Clock) Features. Figure 1. Block Diagram
THC63LVDF84B 24bit COLOR LVDS RECEIVER (Falling Edge Clock) General Description The THC63LVDF84B receiver supports wide VCC range as 2.5 to 3.6V. At single 2.5V supply, the THC63LVDF84B reduces EMI and
More informationFunctional Differences Between the DSP56311 and DSP56321
Freescale Semiconducor Engineering Bullein EB365 Rev 5, 10/2005 Funcional Differences Beween he DSP56311 and DSP56321 The DSP56311 and DSP56321, wo members of he Freescale DSP56300 family of programmable
More informationIns Net2 plus control unit
S ns 0 Server Link 00 0/00 Eherne End of Line Terminaion RS485 Nework xi -4V. Ins-30080 Ne plus conrol uni C auion: For DC readers y Inruder Ne plus O u pus r Powe DC Only Relay C onac E Buo n P SU/ Page
More informationDimmer time switch AlphaLux³ D / 27
Dimmer ime swich AlphaLux³ D2 426 26 / 27! Safey noes This produc should be insalled in line wih insallaion rules, preferably by a qualified elecrician. Incorrec insallaion and use can lead o risk of elecric
More informationPART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR
. ~ PART 1 c 0 \,).,,.,, REFERENCE NFORMATON CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONTOR n CONTROL DATA 6400 Compuer Sysems, sysem funcions are normally handled by he Monior locaed in a Peripheral
More informationBLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210
LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER ICS854210 GENERAL DESCRIPTION The ICS854210 is a low skew, high performance ICS dual 1-to-5 Differential-to-LVDS Fanout Buffer HiPerClockS and
More informationDS90CF583/DS90CF584 LVDS 24-Bit Color Flat Panel Display (FPD) Link 65 MHz
DS90CF583/DS90CF584 LVDS 24-Bit Color Flat Panel Display (FPD) Link 65 MHz General Description The DS90CF583 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling)
More informationOutline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state
Ouline EECS 5 - Componens and Design Techniques for Digial Sysems Lec 6 Using FSMs 9-3-7 Review FSMs Mapping o FPGAs Typical uses of FSMs Synchronous Seq. Circuis safe composiion Timing FSMs in verilog
More informationVoltair Version 2.5 Release Notes (January, 2018)
Volair Version 2.5 Release Noes (January, 2018) Inroducion 25-Seven s new Firmware Updae 2.5 for he Volair processor is par of our coninuing effors o improve Volair wih new feaures and capabiliies. For
More informationLow Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip
Low Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip ICS8516 DATASHEET GENERAL DESCRIPTION The ICS8516 is a low skew, high performance 1-to-16 Differentialto-LVDS Clock Distribution Chip. The
More information3RP20, 3RP15 solid-state time relays
7 3RP20, 3RP15 solid-sae ime relays Secion Subjec Page 7.1 Specificaions/regulaions/approvals 7-2 7.2 Device descripion 7-3 7.2.1 Device ypes 7-3 7.2.2 Insallaion 7-5 7.2.3 Special feaures 7-5 7.2.4 Noes
More informationOverview of Board Revisions
s Sysem Overview MicroAuoBox Embedded PC MicroAuoBox II can be enhanced wih he MicroAuoBox Embedded PC. The MicroAuoBox EmbeddedPC is powered via he MicroAuoBox II power inpu connecor. Wih he common power
More informationLVDS Product. +3.3V LVDS 60Bit Flat Panel Display (FPD) Receiver 135MHz
LVDS Product DTC30LM36 (Rev. 1.1) REVISED AUGUST 2008 +3.3V LVDS 60Bit Flat Panel Display (FPD) Receiver 135MHz General Description Features The DTC30LM36 receiver is designed to support Wide frequency
More informationTemperature Controller EXPERT-VT212 USER'S MANUAL
Temperaure Conroller USER'S MANUAL TABLE OF CONTENTS Page 1. PRECAUTIONS... 6 2. FEATURES... 7 3. LOCATION OF THE CONTROLS... 9 4. MOUNTING INSTRUCTIONS...12 4.1 CONNECTIONS... 12 5. CONTROLLER SETUP...14
More informationTHC63LVD1024. General Description. Features. Block Diagram. 135MHz 67Bits LVDS Receiver
THC63LVD1024 135MHz 67Bits LVDS Receiver General Description The THC63LVD1024 receiver is designed to support Dual Link transmission between Host and Flat Panel Display up to 1080p/QXGA resolutions. The
More informationSM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.
156.25MHz/312.5MHz and 78.125MHz/156.25MHz LVDS Clock Synthesizer ClockWorks Flex General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise
More informationMIP0040MFL. Doc No. TD4-EA Revision. 1. Established : Revised : ####-##-## Product Specification. Type
Type Silicon MOSFET ype Inegraed Circui Applicaion For Swiching Power Supply Conrol Srucure CMOS ype Equivalen Circui Figure 8 Package SO8G2B Marking MIP004 A.ABSOLUTE MAXIMUM RATINGS (Ta=25 ±3 ) NO. Iem
More informationPROCESS AUTOMATION MANUAL TIMER RELAY KF**-DU-EX1.D ISO9001
PROCESS AUTOMATION MANUAL TIMER RELAY KF**-DU-EX1.D ISO9001 Wih regard o he supply of producs, he curren issue of he following documen is applicable: The general erms of delivery for producs and services
More informationIDEF3 Process Description Capture Method
IDEF3 Process Descripion Capure Mehod IDEF3 is par of he IDEF family of mehods developmen funded by he US Air Force o provide modelling suppor for sysems engineering and enerprise inegraion 2 IDEF3 Mehod
More informationLink-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz General Description The transmitter converts 28 bits of
More informationDescription OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.
Features Maximum rated frequency: 133 MHz Low cycle-to-cycle jitter Input to output delay, less than 200ps Internal feedback allows outputs to be synchronized to the clock input Spread spectrum compatible
More informationTo Our Customers.
To Our Customers Continuing it s rich tradition of partnering with high quality Japanese semiconductor suppliers, CEL is now partnering with THine from May of 2015 onwards. www.cel.com THC63LVDR84C 24bit
More informationPI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram
s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current
More informationENDA ETM742 DIGITAL TIMER
Read his documen carefully before using his device. The guaranee will be expired by damaging of he device if you don' aend o he direcions in he user manual. Also we don' accep any compensaions for personal
More informationFIN1101 LVDS Single Port High Speed Repeater
FIN1101 LVDS Single Port High Speed Repeater General Description This single port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. It accepts
More information30 Years of Innovation
NEW Proximiy Sensors E2V-@ 3 Years of Innovaion Long-disance Deecion of or A Proximiy Sensor wih a NEW Deecion Principle Twice he max. disance Click! Long-disance aluminum deecion 36 Indicaor chip proecion
More informationENDA ETM442 DIGITAL TIMER
Read his documen carefully before using his device. The guaranee will be expired by damaging of he device if you don' aend o he direcions in he user manual. Also we don' accep any compensaions for personal
More informationDS90C385A +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-85 MHz
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-85 MHz General Description The DS90C385A is a pin to pin compatible replacement for DS90C383, DS90C383A and DS90C385. The DS90C385A has
More informationTHC63LVDM83D / THC63LVDF(R)84B,84C Evaluation Kit
THCLVDMD / THCLVDF(R)B,C Evaluation Kit LVDS Single Link Evaluation Board Parts Number: THEVAMD, THEVAF(R)B, THEVAF(R)C.General Description THEVAMD and, THEVAF(R)B, C boards are designed to support video
More informationLVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254KVT Rev.C 1/17
LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254KVT No.1305ECT06 Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number
More informationTHC63LVDM83D / THC63LVDF(R)84C Evaluation Kit
THAN0_Rev..0_E THCLVDMD / THCLVDF(R)C Evaluation Kit LVDS Single Link Evaluation Board Parts Number: THEVAMD, THEVAF(R)C.General Description THEVAMD and, THEVAF(R)C boards are designed to support video
More informationSM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer
ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing
More informationPI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)
PCIe Gen2 / Gen3 Buffer Features ÎÎPCIe Gen2/ Gen3* compliant clock buffer/zdb * Gen3 performance only available in Commercial temp ÎÎInternal equalization for better signal integrity ÎÎ2 HCSL outputs
More informationSM Features. General Description. Applications. Block Diagram
ClockWorks Fibre Channel (106.25MHz, 212.5MHz) Ultra-Low Jitter, LVDS Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely
More informationMS3470 Style MIL-DTL Series II Crimp
Applicaions Feaures MS3470 Syle MIL-DTL-26482 Series II Crimp Commercial and miliary aircraf High-emperaure indusrial equipmen MIL-DTL-26482 Series II connecors are used exensively in he demanding high
More informationPCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3
PCIe 3.0 Clock Generator with 4 HCSL Outputs Features PCIe 3.0 complaint PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.) LVDS compatible outputs Supply voltage of 3.3V ±5% 25MHz crystal or clock input
More informationConnections, displays and operating elements. Status LEDs (next to the keys)
GB Connecions, displays and operaing elemens A Push-buon plus Sysem M Operaing insrucions 1 2 1 2 3 4 5 6 7 8 C B A 4 Inser he bus erminal ino he connecion of pushbuon A. 5 Inser he push-buon ino he frame.
More information38999 Series III Series. Applications. Features. Series III
Applicaions Feaures High Performance Miliary Aircraf Commercial Airlines Communicaions Equipmen 38999 Series III MIL-DTL-38999 Series III connecors offer high densiy conac arrangemens in a miniaure circular
More informationFigure 1. Block Diagram
THC63LVD1022 30Bit Color/150Mpps Dual-Link LVDS to LVCMOS converter General Description The THC63LVD1022 LVDS (Low Voltage Differential Signaling) converter is designed to support pixel data transmission
More informationFIN1102 LVDS 2 Port High Speed Repeater
LVDS 2 Port High Speed Repeater General Description This 2 port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The FIN1102 accepts and
More informationZ1 SERIES SUPERWORLD ELECTRONICS (S) PTE LTD PG. 1 FERRITE CHIP BEADS Z 1 K R C - 1. PART NO. EXPRESSION : (e) R : Reel.
1. PT NO. EPESSION : 1 K 3 - C - (a)(b)(c) (d) (e)(f) (g) (a) Series code (b) Dimension code (c) Maerial code (d) Impedance code : 3 = 3.Ω (e) : eel (f) Curren : C = 3m (g) 1: Sandard 11 ~ 99 : Inernal
More informationDS90C363/DS90CF V Programmable LVDS 18-Bit-Color Flat Panel Display (FPD) Features. General Description. Block Diagrams.
DS90C363/DS90CF364 +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link 65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link 65 MHz General Description The DS90C363 transmitter
More informationPI6LC48L0201A 2-Output LVDS Networking Clock Generator
Features ÎÎTwo differential LVDS output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz
More informationFeatures. Applications
2.5/3.3V 1-to-1 Differential to LVCMOS/LVTTL Translator Precision Edge General Description Micrel s is a 1-to-1, differential-to-lvcmos / LVTTL translator. The differential input is highly flexible and
More informationFeatures. Applications
Ultra-Precision 1:8 CML Fanout Buffer with Internal I/O Termination General Description The is a 2.5V/3.3V precision, high-speed, fully differential CML 1:8 fanout buffer. The is optimized to provide eight
More informationUSBFC (USB Function Controller)
USBFC () EIFUFAL501 User s Manual Doc #: 88-02-E01 Revision: 2.0 Dae: 03/24/98 (USBFC) 1. Highlighs... 4 1.1 Feaures... 4 1.2 Overview... 4 1.3 USBFC Block Diagram... 5 1.4 USBFC Typical Sysem Block Diagram...
More informationMultifunctional time delay relay MFT U11S, MFT U21S, MFT U22S, MFT U31S, MFT U21P, MFT U22P, MFT U41SE
Mulifuncional ime delay relay MFT U11, MFT U21, MFT U22, MFT U31, MFT U21, MFT U22, MFT U41E 8 Funcions, 8 ime ranges Mulivolage: 24 Vac / dc 110... 240 Vac 12... 240 Vdc 24... 240 Vac 2 oupu conacs MFT
More informationLow Skew, 1-to-9, Differential-to- HSTL Fanout Buffer PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017
Low Skew, 1-to-9, Differential-to- PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 8521 DATASHEET GENERAL DESCRIPTION The 8521 is a low skew, 1-to-9 Differential-to-HSTL Fanout Buffer.
More informationTF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information
Features Companion driver to Quad Extended Common Mode LVDS Receiver TF0LVDS048 DC to 400 Mbps / 200 MHz low noise, low skew, low power operation t 350 ps (max) channel-to-channel skew t 250 ps (max) pulse
More informationTimers CT Range. CT-S Range. Electronic timers. CT-S Range. Phone: Fax: Web: -
CT-S Range Timers CT-S Range Elecronic imers Characerisics J Diversiy: J 8 mulifuncion imers J 13 single-funcion imers J 8 swiching relays J Conrol supply volages: J Muli range: 24-48 V DC, J Wide range:
More informationDATASHEET X80120, X Features. Applications. Pinout. Ordering Information
DTSHEET X80120, X80121 Volage Supervisor/Sequencer Dual Programmable Time Delay wih Local/Remoe Volage Moniors FN8151 Rev 0.00 The X80120 is a volage supervisor/sequencer wih wo buil in volage moniors.
More informationDescription. Features 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER ICS85401 ICS Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View
Description The is a high performance 2:1 ICS Differential-to-LVDS Multiplexer and a member of HiPerClockS the HiPerClockS family of High Performance Clock Solutions from ICS. The can also perform differential
More informationTRANSFORMER TEST SYSTEMS
TRANSFORMER TEST SYSTEMS 20203 TRANSFORMER TEST SYSTEMS FROM PHENIX Broad Range Covers Mos Applicaions PHENIX Technologies offers a complee line of Transformer Tes Sysems, from a small porable uni wih
More informationTimers CT Range. Electronic timers. Electronic timers. Phone: Fax: Web: -
Elecronic imers Timers Elecronic imers General informaion Elecronic imers Overview CT-D range CT-E range CT-S range Timing funcion mulifuncional single-funcional mulifuncional single-funcional mulifuncional
More informationICS8543I. Features. General Description. Pin Assignment. Block Diagram LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER
LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER ICS8543I General Description The ICS8543I is a low skew, high performance ICS 1-to-4 Differential-to-LVDS Clock Fan Buffer and a member of the family
More informationFrequency Generator for Pentium Based Systems
Integrated Circuit Systems, Inc. ICS969C-23 Frequency Generator for Pentium Based Systems General Description The ICS969C-23 is a low-cost frequency generator designed specifically for Pentium-based chip
More informationAn Improved Square-Root Nyquist Shaping Filter
An Improved Square-Roo Nyquis Shaping Filer fred harris San Diego Sae Universiy fred.harris@sdsu.edu Sridhar Seshagiri San Diego Sae Universiy Seshigar.@engineering.sdsu.edu Chris Dick Xilinx Corp. chris.dick@xilinx.com
More information