February 24-26, 2009
|
|
|
- Eustace Floyd
- 5 years ago
- Views:
Transcription
1 Divide and conquer: February 24-26, 2009 Techniques for creating a highly reusable stimulus generation process Ning Guo Paradigm Works
2 Outline Introduction Stimulus Representation Stimulus Generation Implementation Conclusion Future Work 2 of 25
3 Introduction State-of-the-art Stimulus Generation Methodology OVM Sequence Generation -Create driver(s) -Create sequencer(s) -Create sequence(s) for sequencer -Create virtual sequencer -Instantiate all sequences in virtual sequencer -Connect virtual sequencer to sequencer(s) -Virtual sequencer issues sequence to corresponding sequencer virtual sequencer sequencer0 sequencer1 driver0 driver1 DUT Ning Guo, Paradigm Works 3 of 25
4 Introduction VMM Multi-Stream Scenario Generation -Create driver(s) -Create lower level generator(s) -Create scenarios -Create multi-stream scenario generator (MSSG) -Register scenarios with MSSG -Register physical channels with MSSG -MSSG issues scenarios to corresponding generator through proper channel Multi-Stream Scenario Generators MSSG0 driver0 DUT MSSG1 driver1 Ning Guo, Paradigm Works 4 of 25
5 Introduction what is this? Proposed Stimulus Generation Structure User Specified Stimuli 1.itfA_prot0_stim0;2. itfb_prot1_stim0; Stimulus factory gen_bind_scheduler 1 2 Stim_gen0 Stim_gen1 driver0 itfa DUT driver1 itfb Ning Guo, Paradigm Works 5 of 25
6 Introduction what is this? Blueprint Factory Descriptor pink, green, blue, Stimulus Stimulus Descriptor=pink Descriptor=green Descriptor=blue create create create idescriptor = pink Generator randomized_stim= stimulus; randomized_stim.descriptor= idescriptor; stimulus.create Ning Guo, Paradigm Works 6 of 25
7 Introduction summary String based stimulus description Per interface Stimulus class Stimulus factory contains both descriptors and blueprint stimulus Generic factory-based stimulus generator Work with any methodology (VMM,OVM,etc.) Ning Guo, Paradigm Works 7 of 25
8 Outline Introduction Stimulus Representation Stimulus Generation Implementation Conclusion Future Work 8 of 25
9 Stimulus Representation Stimulus Descriptor class stimulus_descriptor; string stim_kind; protected string itf_name; protected string prot_layer_name; protected string stim_name; User defined virtual function void parse_stim_kind(); function string set_stim_kind(string ikind); endclass Protocol Layers stim_kind=<intf_protlayer_stimname> itf_name prot_layer_name stim_name stim_kind = <Itf_ProtLayer_StimName> Transaction Layer Fragment Layer Phy Layer interface Ning Guo, Paradigm Works 9 of 25
10 Stimulus Representation (continue ) Base Stimulus class base_stimulus extends <base_data>; specify stimulus kind stimulus_descriptor stim_descr; stimulus_factory parent; back pointer To hold blueprint <base_data> data4prot_layer[string]; data for each protocol layer <base_data> transaction; current transaction handle Determined by create_transaction() virtual function void create_transaction(); virtual function int convert2prot_layer(string olayer, Stimulus base_stimulus ostim[$]); transformation. virtual function int convert2itf(string oitf, User base_stimulus ostim[$]); implement function void create_descr(stimulus_descriptor bp_descr); function void blueprint4prot_layer(string layer, <base_data> Register stimulus blueprint); descriptor endclass blueprinting Ning Guo, Paradigm Works 10 of 25
11 Stimulus Representation (continue ) Usage Example //Interface A,protocol layer 0 class itfa_prot0_data extends <base_data>; //Interface A,protocol layer 1 class itfa_prot1_data extends <base_data>; class itfa_stimulus extends base_stimulus; itfa_prot0_data prot0_data; itfa_prot1_data prot1_data; endclass Instantiate data type for different protocol layer function new(string inst, stimulus factory parent); super.new(inst, parent); register descriptor with prot0_data = new; factory prot1_data = new; add to blueprint array create_descr( itfa_prot0_rand ); blueprint4prot_layer( prot0,prot0_data); create_descr( itfa_prot1_rand ); blueprint4prot_layer( prot1,prot1_data); endfunction Ning Guo, Paradigm Works 11 of 25
12 Stimulus Representation (continue ) Usage Example function void create_transaction(); bit result; Create a transaction for a protocol layer using proper blueprint Randomize if (stim_descr.get_prot_layer_name() == prot0 && blueprint stim_descr.get_stim_name() == rand ) begin result = data4prot_layer[ prot0 ].randomize(); $cast(transaction, data4prot_layer[ prot0 ].copy()); end Return a copy else if (stim_descr.get_prot_layer_name() == prot1 && to transaction stim_descr.get_stim_name() == rand ) begin result = data4prot_layer[ prot1 ].randomize(); $cast(transaction, data4prot_layer[ prot1 ].copy()); end endfunction Ning Guo, Paradigm Works 12 of 25
13 Stimulus Representation (continue ) Stimulus Factory Store all stimulus kinds and stimulus blueprints class stimulus_factory; all defined stimulus string defined_kind[$]; kinds itfa_stimulus itfa_blueprint_stim; blueprint stimulus virtual function base_stimulus create_stimulus(string ikind); endclass create a stimulus of ikind function base_stimulus stimulus_factory::create_stimulus(string ikind); // if ikind indicates itfa stimulus, itfa_blueprint_stim.stim_descr.set_stim_kind(ikind); itfa_blueprint_stim.create_transaction(); return itfa_blueprint_stim; endfunction Ning Guo, Paradigm Works 13 of 25
14 Outline Introduction Stimulus Representation Stimulus Generation Implementation Conclusion Future Work 14 of 25
15 Stimulus Generation Layered Stimulus Generation Structure User Specified Stimuli 1.itfA_prot0_stim0;2. itfb_prot1_stim0; Stimulus factory gen_bind_scheduler 1 2 Stim_gen0 Stim_gen1 driver0 itfa DUT driver1 itfb Ning Guo, Paradigm Works 15 of 25
16 Stimulus Generation (continue ) Base gen_bind_scheduler Class Class gen_bind_scheduler extends <base xactor>; stimulus_gen generators[string]; Register generator to generator queue function new(string inst); virtual function void add_generator(stimulus_gen gen, string stat= IDLE ); virtual function void bind_blueprints(); endclass User to implement. Setup blueprint stimulus for each generator in queue function void gen_bind_scheduler::bind_blueprints(); generators[ itfa ].default_stim_kind = itfa_prot0_stim0 ; generators[ itfb ].default_stim_kind = itfb_prot1_stim0 ; endfunction Ning Guo, Paradigm Works 16 of 25
17 Stimulus Generation Generic stimulus generator Extends base xactor class stimulus_generator extends <base xactor>; base_stimulus randomized_stim; stimulus_factory factory; Handle to factory string default_stim_kind; int stimulus_cnt; // - Declare methods defined by the <base xactor> // New methods extern virtual task generate_stimulus(string stim_kind); extern virtual function bit is_done(); extern task main(); endclass Generation Process Ning Guo, Paradigm Works 17 of 25
18 Stimulus Generation (continue ) Generic Methods task stimulus_generator::generate_stimulus(string stim_kind); // If needed, add pre_gen callback randomized_stim = factory.create_stimulus(stim_kind); // If needed, add post_gen callback if (gen_kind==0) stimulus_cnt++; // process to send out the transaction to the driver,e.g., out_chan.put(randomized_stim.transaction); endtask task stimulus_generator::main(); // If needed, add condition check before starting the process while (!is_done()) begin generate_stimulus(default_stimulus_kind); // If needed, update default_stimulus_kind end // while (1) endtask Ning Guo, Paradigm Works 18 of 25
19 Outline Introduction Stimulus Representation Stimulus Generation Implementation Conclusion Future Work 19 of 25
20 Implementation Base Classes Standalone stimulus_descriptor, scenario_descriptor, stimulus_factory VMM base_stimulus extends vmm_data stimulus_gen extends vmm_xactor gen_bind_scheduler extends vmm_xactor OVM Standalone stimulus_descriptor, scenario_descriptor stimulus_factory extends ovm_sequence base_stimulus extends ovm_sequence_item stimulus_gen extends ovm_sequencer gen_bind_scheduler extends ovm_sequencer Ning Guo, Paradigm Works 20 of 25
21 Implementation Update VIP VMM Create <vip>_itf_stimulus -Instantiate <vip>_data -Implement create_transaction() Replace <vip>_gen with stimulus_gen Same as VMM OVM Replace <vip>_sequencer with stimulus_gen class pi_itf_stimulus extends base_stimulus; // VMM & OVM pi_transfer stim_data; // data class for PI interface function void create_transaction(); case (stim_descr.get_stim_name()) SHORT : stim_data.short_pkt_constr.constraint_mode(1); LONG : stim_data.long_pkt_constr.constraint_mode(1); endcase if (!stim_data.randomize()) `vmm_error(log, ); OR ovm_report_error( ); $cast(transaction, stim_data.copy()); // use clone() for OVM endfunction Ning Guo, Paradigm Works 21 of 25
22 Implementation Update TestBench VMM Create <tb>_stimulus_factory -Instantiate <vip>_itf_stimulus -Implement create_stimulus() Same as VMM OVM Create <tb>_gen_bind_scheduler -Implement bind_blueprints() -Implement main() Same as VMM Update <tb>_env class -Instantiate <tb>_stimulus_factory -Instantiate <tb>_gen_bind_scheduler -Start <tb>_gen_bind_scheduler Same as VMM (disable virtual sequencer) Ning Guo, Paradigm Works 22 of 25
23 Outline Introduction Stimulus Representation Stimulus Generation Implementation Conclusion Future Work 23 of 25
24 Conclusion String based stimulus_descriptor Stimulus class that has built in support for Easy blueprinting Transformation. May eliminate the need of some extra componesnts between generator and driver (Future work) Generic Generator Factory and gen_bind_scheduler also make blueprinting easier Work for VMM, OVM and other methodologies Highly reusable Ning Guo, Paradigm Works 24 of 25
25 Future Work Try more examples to enhance the base classes Find out more about its reusability Impact on Scoreboarding and checking Ning Guo, Paradigm Works 25 of 25
26 THANK YOU! Contact: Ning Guo, Paradigm Works 26 of 27
Modeling Usable & Reusable Transactors in SystemVerilog Janick Bergeron, Scientist
Modeling Usable & Reusable Transactors in SystemVerilog Janick Bergeron, Scientist Verification Group, Synopsys Inc janick@synopsys.com Transactors Definition Building blocks of verification environments
Getting Started with OVM 2.0
A Series of Tutorials based on a set of Simple, Complete Examples Introduction In this tutorial, the emphasis is on getting a simple example working rather than on understanding the broad flow of the constrained
Creating Stimulus and Stimulating Creativity:
Creating Stimulus and Stimulating Creativity: Using the VMM Scenario Generator Jonathan Bromley Doulos Ltd, Ringwood, UK jonathan.bromley@doulos.com 2 Outline Introduction: motivation for scenarios The
Stimulating Scenarios in the OVM and VMM
Stimulating Scenarios in the OVM and VMM JL Gray Verilab, Inc. Austin, TX jl.gray@verilab.com Scott Roland Verilab, GmbH Munich, Germany scott.roland@verilab.com ABSTRACT The Open Verification Methodology
ERRATA THROUGHOUT THE BOOK PAGE 59
ERRATA The followings errors and omissions have been identified in the first edition of Verification Methodology Manual for SystemVerilog. They will be corrected in any future editions. THROUGHOUT THE
Multi-Stream Scenarios Enhancing Stimulus Generation in the VMM
Multi-Stream s Enhancing Stimulus Generation in the VMM Sumit Dhamanwala Verilab Jason Sprott Verilab (jason.sprott@verilab.com) 1 Version 0.2 Today s Agenda Existing Solution for Stimulus Generation Challenges
Stacking UVCs Methodology. Revision 1.2
Methodology Revision 1.2 Table of Contents 1 Stacking UVCs Overview... 3 2 References... 3 3 Terms, Definitions, and Abbreviations... 3 4 Stacking UVCs Motivation... 4 5 What is a Stacked UVC... 6 5.1
OVM/UVM Update. Universal Verification Methodology. Open Verification Methodology. Tom Fitzpatrick Verification Technologist Mentor Graphics Corp.
Open Verification Methodology Universal Verification Methodology OVM/UVM Update Tom Fitzpatrick Verification Technologist Mentor Graphics Corp. Sharon Rosenberg Solutions Architect Cadence Design Systems
Module- or Class-Based URM? A Pragmatic Guide to Creating Verification Environments in SystemVerilog. Paradigm Works, Inc. Dr.
Module- or Class-Based URM? A Pragmatic Guide to Creating Verification Environments in SystemVerilog Paradigm Works, Inc. Dr. Ambar Sarkar Session # 2.15 Presented at Module- or Class-Based URM? A Pragmatic
SVA in a UVM Class-based Environment by Ben Cohen, author, consultant, and trainer
SVA in a UVM Class-based Environment by Ben Cohen, author, consultant, and trainer INTRODUCTION Verification can be defined as the check that the design meets the requirements. How can this be achieved?
Using bind for Class-based Testbench Reuse with Mixed- Language Designs
Using bind for Class-based Testbench Reuse with Mixed- Language Designs Doug Smith Doulos Morgan Hill, California, USA doug.smith@doulos.com ABSTRACT Significant effort goes into building block-level class-based
Universal Verification Methodology(UVM)
Universal Verification Methodology(UVM) A Powerful Methodology for Functional Verification of Digital Hardware Abstract - With the increasing adoption of UVM, there is a growing demand for guidelines and
Getting Started with UVM. Agenda
Getting Started with UVM Vanessa Cooper Verification Consultant 1 Agenda Testbench Architecture Using the Configuration Database Connecting the Scoreboard Register Model: UVM Reg Predictor Register Model:
UVM Rapid Adoption: A Practical Subset of UVM. Stuart Sutherland, Sutherland-HDL, Inc. Tom Fitzpatrick, Mentor Graphics Corp.
UVM Rapid Adoption: A Practical Subset of UVM Stuart Sutherland, Sutherland-HDL, Inc. Tom Fitzpatrick, Mentor Graphics Corp. The Problem The UVM 1.2 Library has 357 classes, 938 functions, 99 tasks, and
Open Verification Methodology (OVM)
Open Verification Methodology (OVM) Built on the success of the Advanced Verification Methodology (AVM) from Mentor Graphics and the Universal Reuse Methodology (URM) from Cadence, the OVM brings the combined
VMM PRIMER. Using the Register Abstraction Layer. Author(s): Janick Bergeron. Updated By: John Choi. Brett Kobernat. Version 1.
VMM PRIMER Using the Register Abstraction Layer Author(s): Janick Bergeron Updated By: John Choi Brett Kobernat Version 1.4 / March 27, 2008 VMM Primer Using the Register Abstraction Layer 1 Introduction
User Experience with UVM
User Experience with UVM Stephen D Onofrio & Peter D Antonio Stacking Verification Components in UVM 2012 The MITRE Corporation. All Rights Reserved. Approved for Public Release: 12-0309 Distribution Unlimited
Verification Prowess with the UVM Harness
Verification Prowess with the UVM Harness Interface Techniques for Advanced Verification Strategies Jeff Vance, Jeff Montesano Verilab Inc. October 19, 2017 Austin SNUG 2017 1 Agenda Introduction UVM Harness
Practical Experience in Automatic Functional Coverage Convergence and Reusable Collection Infrastructure in UVM
Practical Experience in Automatic Functional Coverage Convergence and Reusable Collection Infrastructure in UVM Roman Wang roman.wang@amd.com Suresh Babu & Mike Bartley sureshbabu.p@testandverification.com
Simulation-Based FlexRay TM Conformance Testing using OVM. Mark Litterick Senior Consultant and Co-Founder, Verilab
Simulation-Based FlexRay TM Conformance Testing using OVM Mark Litterick Senior Consultant and Co-Founder, Verilab Agenda FlexRay overview What we mean by conformance testing What OVM brings to the party
Integrating MATLAB with Verification HDLs for Functional Verification of Image and Video Processing ASIC
International Journal of Computer Science & Emerging Technologies (E-ISSN: 2044-6004) 258 Integrating MATLAB with Verification HDLs for Functional Verification of Image and Video Processing ASIC Dhaval
Simulation-Based FlexRay TM Conformance Testing - An OVM Success Story
Simulation-Based FlexRay TM Conformance Testing - An OVM Success Story Mark Litterick Consultant & Co-Founder Verilab Agenda FlexRay overview What we mean by conformance testing What OVM brings to the
UVM Ready: Transitioning Mixed-Signal Verification Environments to Universal Verification Methodology
UVM Ready: Transitioning Mixed-Signal Verification Environments to Universal Verification Methodology Arthur FREITAS Régis SANTONJA Accellera Systems Initiative 1 Outline Intro Pre-UVM, Module- Based Environment
Constrained Random Data Generation Using SystemVerilog
Constrained Random Data Generation Using SystemVerilog Tim Pylant, Cadence Design Systems, Inc. 1 Ideal Stimulus Generation Need a way to generate stimulus without long, manual process Data should be random
VMM PRIMER. Composing Environments. Copyright 2007 Synopsys Inc. Author(s): Janick Bergeron. Version 1.2 / March 18, 2008
VMM PRIMER Composing Environments Author(s): Janick Bergeron Version 1.2 / March 18, 2008 VMM Primer Composing Environments 1 Introduction The VMM Environment Composition application package is a set of
A concise guide to OVM the Open Verification Methodology
A concise guide to OVM the Open Verification Methodology OVM Golden Reference Guide Version 2.0, September 2008 Copyright 2008 by Doulos. All rights reserved. The information contained herein is the property
Verification of Digital Systems, Spring UVM Basics
1 UVM Basics Nagesh Loke ARM Cortex-A Class CPU Verification Lead 1 What to expect This lecture aims to: demonstrate the need for a verification methodology provide an understanding of some of the key
The Top Most Common SystemVerilog Constrained Random Gotchas
The Top Most Common SystemVerilog Constrained Random Gotchas Author: Ahmed Yehia Presenter: Gabriel Chidolue Accellera Systems Initiative 1 Motivation More time is taken in debug than any other project
Fast Track to Productivity Using Questa Verification IP by David Aerne and Ankur Jain, Verification Technologists, Mentor Graphics
Fast Track to Productivity Using Questa Verification IP by David Aerne and Ankur Jain, Verification Technologists, Mentor Graphics ABSTRACT The challenges inherent in verifying today s complex designs
The Communication and Customization Mechanisms in OVM and UVM
DAC 2010 OVM World Booth The Communication and Customization Mechanisms in OVM and UVM John Aynsley, CTO, Doulos The Communication and Customization Mechanisms in OVM and UVM CONTENTS Introducing Doulos
Architecture Validation of VFP Control for the WiNC2R Platform
Architecture Validation of VFP Control for the WiNC2R Platform BY AKSHAY JOG A Thesis submitted to the Graduate School -- New Brunswick Rutgers, The State University of New Jersey in partial fulfillment
Design and Verification of Slave Block in Ethernet Management Interface using UVM
Indian Journal of Science and Technology, Vol 9(5), DOI: 10.17485/ijst/2016/v9i5/87173, February 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Design and Verification of Slave Block in Ethernet
Easier UVM Functional Verification for Mainstream Designers
Easier UVM Functional Verification for Mainstream Designers John Aynsley, Doulos 1 Easier UVM Functional Verification for Mainstream Designers Introducing UVM Transactions and Components Sequencers and
package uvm_svid_monitor_package; import uvm_pkg::*; // //svid_transmit_packet_configuration
`include "uvm_macros.svh" package uvm_svid_monitor_package; import uvm_pkg::*; //---------------------------------------------------------- //svid_transmit_packet_configuration //----------------------------------------------------------
Verification Prowess with the UVM Harness
Interface Techniques for Advanced Verification Strategies Jeff Vance, Jeff Montesano, Kevin Johnston Verilab Inc. Austin, Texas www.verilab.com ABSTRACT In this paper we show how to create a UVM testbench
Configuring a Date with a Model
Configuring a Date with a Model A Guide to Configuration Objects and Register Models Jeff Montesano, Jeff Vance Verilab, Inc. copyright (c) 2016 Verilab & SNUG September 29, 2016 SNUG Austin SNUG 2016
I Didn t Know Constraints Could Do That!
I Didn t Know Constraints Could Do That! John Dickol Samsung Austin R&D Center 6 February 2018 DVClub Europe DVClub Europe 6 Feb 2018 1 Agenda Introduction SystemVerilog Constraint Techniques Constraint
Chapter 5 Copyright 2012 G. Tumbush, C. Spear v1.2
Chapter 5, Basic OOP topics Why OOP OOP terminology Classes Objects Custom constructors Static variables/methods Classes within classes Handles Copying objects 1 5.1 Introduction Why OOP? Gains in productivity/maintainability/thoroughness
A Dictionary of the most commonly used OVM names
Introduction As you start exploring OVM, there is a danger of getting lost in a mass of detail. In the end, there is no substitute for gradually building up your understanding concept by concept, and that
VMM PRIMER. Using the Memory Allocation Manager. Author(s): Janick Bergeron. Version 1.1 / May 28, 2006
VMM PRIMER Using the Memory Allocation Manager Author(s): Janick Bergeron Version 1.1 / May 28, 2006 VMM Primer Using the Memory Allocation Manager 1 Introduction The VMM Memory Allocation Manager is an
Slaying the UVM Reuse Dragon Issues and Strategies for Achieving UVM Reuse
Slaying the UVM Reuse Dragon Issues and Strategies for Achieving UVM Reuse Mike Baird WHDL Willamette, OR mike@whdl.com Bob Oden UVM Field Specialist Mentor Graphics Raleigh, NC bob_oden@mentor.com Abstract
The Verification Future needs an Easier UVM
Verification Futures The Verification Future needs an Easier UVM John Aynsley, CTO, Doulos 1 The Verification Future needs an Easier UVM Motivation Introducing Easier UVM Coding Guidelines Code Generation
Slicing Through the UVM's Red Tape A Frustrated User's Survival Guide
Slicing Through the UVM's Red Tape A Frustrated User's Survival Guide Jonathan Bromley Accellera Systems Initiative 1 UVM!= Straitjacket Doesn't cover everything Some key common requirements unsatisfied
Practical experience in automatic functional coverage convergence and reusable collection infrastructure in UVM verification
Practical experience in automatic functional coverage convergence and reusable collection infrastructure in UVM verification Roman Wang, +8613482890029, Advanced Micro Devices, Inc., Shanghai, China (roman.wang@amd.com)
166 SystemVerilog Assertions Handbook, 4th Edition
166 SystemVerilog Assertions Handbook, 4th Edition example, suppose that a cache controller performs behavior A when there is a cache hit (e.g., fetch data from the cache), or performs behavior B when
Figure 5. HDL BFM interface with HVL proxy class
A Methodology for Hardware-Assisted Acceleration of OVM and UVM Testbenches by Hans van der Schoot, Anoop Saha, Ankit Garg, Krishnamurthy Suresh, Emulation Division, Mentor Graphics Corporation [Editor
FlexRay TM Conformance Testing using OVM
FlexRay TM Conformance Testing using OVM Mark Litterick Co-founder & Verification Consultant Verilab Copyright Verilab 2011 1 Introduction FlexRay overview What is conformance testing Open Verification
A Beginner's Guide to Using SystemC TLM-2.0 IP with UVM
A Beginner's Guide to Using SystemC TLM-2.0 IP with UVM Dr David Long and John Aynsley Doulos Ringwood, UK Doug Smith Doulos Austin, Tx, USA www.doulos.com ABSTRACT UVM 1.x includes support for the communication
List of Examples List of Figures List of Tables. Acknowledgments 1. VERIFICATION GUIDELINES 1
Contents List of Examples List of Figures List of Tables Preface Acknowledgments xiii xxvii xxix xxxi xxxvii 1. VERIFICATION GUIDELINES 1 1.1 The Verification Process 2 1.2 The Verification Methodology
SystemVerilog Meets C++: Re-use of Existing C/C++ Models Just Got Easier
SystemVerilog Meets C++: Re-use of Existing C/C++ Models Just Got Easier John Aynsley Doulos john.aynsley@doulos.com Abstract- The OVM and VMM methodologies each provide powerful, flexible and intuitive
AXI4-Stream Verification IP v1.0
AXI4-Stream Verification IP v1.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Feature Summary..................................................................
Hiding the Guts by Ray Salemi, Senior Verification Consultant, Mentor Graphics
Hiding the Guts by Ray Salemi, Senior Verification Consultant, Mentor Graphics We verification test bench designers are happy sausage makers, merrily turning out complex and powerful verification environments.
Mastering Unexpected Situations Safely. Chassis & Safety Vehicle Dynamics
Mastering Unexpected Situations Safely Chassis & Safety Vehicle Dynamics System Evaluation of UVM-SystemC Coside Usergroup Meeting 18.10.2016 www.continental-corporation.com Division Chassis & Safety Agenda
Vertical Reuse of functional verification from subsystem to SoC level (with seamless SoC emulation)
Vertical Reuse of functional verification from subsystem to SoC level (with seamless SoC emulation) Pranav Kumar, Staff Engineer Digvijaya Pratap SINGH, Sr. Staff Engineer STMicroelectronics, Greater NOIDA,
Architecture for Massively Parallel HDL Simulations Rich Porter Art of Silicon
Architecture for Massively Parallel HDL Simulations Rich Porter Art of Silicon 1 Art of Silicon Founded in 2005 Bristol based Multimedia centric Silicon IP Bespoke IP creation Consultancy 2 It's all about
UVM: The Next Generation in Verification Methodology
UVM: The Next Generation in Verification Methodology Mark Glasser, Methodology Architect February 4, 2011 UVM is a new verification methodology that was developed by the verification community for the
System Verilog Verification Methodology Manual (VMM 1.2)
System Verilog Verification Methodology Manual (VMM 1.2) Developed By Abhishek Shetty Guided By Dr. Hamid Mahmoodi Nano-Electronics & Computing Research Center School of Engineering San Francisco State
Development of UVM based Reusabe Verification Environment for SHA-3 Cryptographic Core
Development of UVM based Reusabe Verification Environment for SHA-3 Cryptographic Core M. N. Kubavat Dept. of VLSI & Embedded Systems Design, GTU PG School Gujarat Technological University Ahmedabad, India
W4118 Operating Systems. Junfeng Yang
W4118 Operating Systems Junfeng Yang What is a process? Outline Process dispatching Common process operations Inter-process Communication What is a process Program in execution virtual CPU Process: an
Using Specman Elite to Verify a 6-Port Switch ASIC
Using Specman Elite to Verify a 6-Port Switch ASIC Timothy J. Holt Paradigm Works tim.holt@paradigm-works.com Robert J. Ionta Paradigm Works bob.ionta@paradigm-works.com Tom Franco Narad Networks francot@naradnetworks.com
horizons verification Welcome back to Our Fourth Installment of Verification Horizons! By Tom Fitzpatrick, Editor and Verification Technologist
verification horizons A quarterly publication of mentor graphics Q3 06 Vol. 2, ISSUE 3 Building on his article from the last issue, Harry Foster goes into more detail on how to integrate assertions into
You will also need to download the source code for this tutorial from the same location as this PDF file on
VMM 1.2 SPI Tutorial Doug Smith, Doulos, February 2010 Introduction In this tutorial, a simple Serial Peripheral Interface (SPI) design is used from OpenCores.org (http://www.opencores.org/project,spi).
Easy migration between frameworks using UVM Multi- Language (UVM-ML) Dr. Mike Bartley, Test and Verification Solutions
Easy migration between frameworks using UVM Multi- Language (UVM-ML) Dr. Mike Bartley, Test and Verification Solutions Agenda The need for UVM-ML UVM-ML : A background TVS Test Environment UVM-ML Use Cases
IMPLEMENTATION OF LOW POWER INTERFACE FOR VERIFICATION IP (VIP) OF AXI4 PROTOCOL
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 1 8 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com IMPLEMENTATION OF LOW POWER INTERFACE FOR VERIFICATION IP (VIP) OF AXI4 PROTOCOL Bhavana
VHDL Testbench. Test Bench Syntax. VHDL Testbench Tutorial 1. Contents
VHDL Testbench Tutorial 1 Contents 1 VHDL Testbench 2 Test Bench Syntax 3 Testbench Example: VHDL Code for Up Down Binary Counter 4 VHDL Testbench code for up down binary counter 5 Testbench Waveform for
Parameters and OVM Can t They Just Get Along?
Parameters and OVM Can t They Just Get Along? Bryan Ramirez Xilinx, Inc. 3100 Logic Dr. Longmont, CO 80503 720-652-3561 bryan.ramirez@xilinx.com ABSTRACT Verifying a highly parameterized design under test
Next Generation Design and Verification Today UVM REG: Path Towards Coverage Automation in AMS Simulations
Next Generation Design and Verification Today UVM REG: Path Towards Coverage Automation in AMS Simulations Kyle Newman, Texas Instruments Agenda UVM REG Overview Automated UVM REG Generation UVM REG Support
Object-Oriented Programming
Object-Oriented Programming 3/18/14 Presentation for use with the textbook Data Structures and Algorithms in Java, 6th edition, by M. T. Goodrich, R. Tamassia, and M. H. Goldwasser, Wiley, 2014 Object-Oriented
JL Gray July 30, 2008
Santa Claus, the Tooth Fairy and SystemVerilog Interoperability JL Gray July 30, 2008 JL.GRAY@VERILAB.COM www.coolverification.com 1 2 Agenda Intro Looking Back: 1998 Present Methodology and Simulator
5 Developing Acceleratable Universal Verification Components (UVCs)
5 Developing Acceleratable Universal Verification Components (UVCs) This chapter discusses the following topics: Introduction to UVM Acceleration UVC Architecture UVM Acceleration Package Interfaces SCE-MI
Inheritance and Interfaces
Inheritance and Interfaces Object Orientated Programming in Java Benjamin Kenwright Outline Review What is Inheritance? Why we need Inheritance? Syntax, Formatting,.. What is an Interface? Today s Practical
Set a longer list of transaction attributes as per protocol legality Perform the cache data/state update at end of transaction, as needed
Cache Coherent Interface Verification IP How a Cache Controller and Generic APIs Can Make It Easier to Generate Stimulus. by Amit Kumar Jain, Questa VIP Product Team, Mentor Graphics ABSTRACT In a multi-processor
A Generic UVM Scoreboard by Jacob Andersen, CTO, Kevin Seffensen, Consultant and UVM Specialist, Peter Jensen, Managing Director, SyoSil ApS
A Generic UVM Scoreboard by Jacob Andersen, CTO, Kevin Seffensen, Consultant and UVM Specialist, Peter Jensen, Managing Director, SyoSil ApS All UVM engineers employ scoreboarding for checking DUT/reference
Error Injection in a Subsystem Level Constrained Random UVM Testbench
Error Injection in a Subsystem Level Constrained Random UVM Testbench J. Ridgeway 1 H. Nguyen 2 1 Broadcom, Limited (4380 Ziegler Rd., Fort Collins, CO 80525; Jeremy.Ridgeway@broadcom.com) 2 Broadcom,
Seven Separate Sequence Styles Speed Stimulus Scenarios
Seven Separate Sequence Styles Speed Stimulus Scenarios Mark Peryer Mentor Graphics (UK) Ltd Rivergate, London Road, Newbury, Berkshire, RG14 2QB., UK mark_peryer@mentor.com Abstract Writing effective
Classes and Objects 3/28/2017. How can multiple methods within a Java class read and write the same variable?
Peer Instruction 8 Classes and Objects How can multiple methods within a Java class read and write the same variable? A. Allow one method to reference a local variable of the other B. Declare a variable
Use the Sequence, Luke
Use the Sequence, Luke Guidelines to Reach the Full Potential of UVM Sequences Jeff Vance, Jeff Montesano, Mark Litterick Verilab October 23, 2018 Austin SNUG 2018 1 Agenda Introduction Sequence API Strategy
PCIe Verification in a SystemC environment using the Cadence VIP
PCIe Verification in a SystemC environment using the Cadence VIP 25 / 04 / 2014 Maarten de Vries Verification team leader 1 SUMMARY BULL : Asic development for HPC BULL s next chip will use PCIexpress
Yet Another Memory Manager (YAMM)
by Ionut Tolea, Andrei Vintila AMIQ Consulting SRL Bucharest, Romania http://www.amiq.com/consulting ABSTRACT This paper presents an implementation of a memory manager (MM) verification component suitable
SPECMAN-E TESTBENCH. Al. GROSU 1 M. CARP 2
Bulletin of the Transilvania University of Braşov Vol. 11 (60) No. 1-2018 Series I: Engineering Sciences SPECMAN-E TESTBENCH Al. GROSU 1 M. CARP 2 Abstract: The scope of this document is to present a Verification
A comprehensive approach to scalable framework for both vertical and horizontal reuse in UVM verification
comprehensive approach to scalable framework for both vertical and horizontal reuse in UVM verification oman ang 1 1 Sr. Design Verification ngineer, dvanced Micro Devices Inc. Shanghai, China bstract
Stitching UVM Testbenches into Integration-Level
Stitching UVM Testbenches into Integration-Level Wayne Yun Advanced Micro Devices, Inc. +1-289-695-1968 Wayne.Yun@amd.com David Chen Advanced Micro Devices, Inc. +1-289-695-1162 Dave.Chen@amd.com Oliven
FPGA chip verification using UVM
FPGA chip verification using UVM Ravi Ram Principal Verification Engineer Altera Corp Charles Zhang Verification Architect Paradigm Works Outline Overview - Verilog based verification environment - Why
I BCS-031 BACHELOR OF COMPUTER APPLICATIONS (BCA) (Revised) Term-End Examination. June, 2015 BCS-031 : PROGRAMMING IN C ++
No. of Printed Pages : 3 I BCS-031 BACHELOR OF COMPUTER APPLICATIONS (BCA) (Revised) Term-End Examination 05723. June, 2015 BCS-031 : PROGRAMMING IN C ++ Time : 3 hours Maximum Marks : 100 (Weightage 75%)
An approach to accelerate UVM based verification environment
An approach to accelerate UVM based verification environment Sachish Dhar DWIVEDI/Ravi Prakash GUPTA Hardware Emulation and Verification Solutions ST Microelectronics Pvt Ltd Outline Challenges in SoC
Small, Maintainable Tests
Small, Maintainable Tests by Ashley Winn, Sondrel IC Design Services In any verification environment it takes a significant amount of work to keep all the tests running and to ensure that each test continues
Sunburst Design - SystemVerilog UVM Verification Training by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc.
World Class SystemVerilog & UVM Training Sunburst Design - SystemVerilog UVM Verification Training by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc. Cliff Cummings is
Introduction to Programming (Java) 4/12
Introduction to Programming (Java) 4/12 Michal Krátký Department of Computer Science Technical University of Ostrava Introduction to Programming (Java) 2008/2009 c 2006 2008 Michal Krátký Introduction
Perplexing Parameter Permutation Problems? Immunize Your Testbench
Immunize Your Testbench Alex Melikian Paul Marriott Verilab Montreal, Quebec, Canada verilab.com @verilab ABSTRACT RTL parameters are used frequently in designs, especially IPs, in order to increase flexibility
Beyond UVM Registers Better, Faster, Smarter
Beyond UVM Registers Better, Faster, Smarter Rich Edelman, Bhushan Safi Mentor Graphics, US, India Accellera Systems Initiative 1 What are UVM Registers good for? Standard Runs on all the simulators High
RYERSON POLYTECHNIC UNIVERSITY DEPARTMENT OF MATH, PHYSICS, AND COMPUTER SCIENCE CPS 710 FINAL EXAM FALL 97 INSTRUCTIONS
RYERSON POLYTECHNIC UNIVERSITY DEPARTMENT OF MATH, PHYSICS, AND COMPUTER SCIENCE CPS 710 FINAL EXAM FALL 97 STUDENT ID: INSTRUCTIONS Please write your student ID on this page. Do not write it or your name
HDL Introduction and Reuse
Verilog HDL Introduction and Reuse P. Bakowski bako@ieee.org Verilog HDL Verilog IEEE 13641 1995 95 P. Bakowski 2 Verilog HDL Verilog IEEE 13641 Verilog AMS 1995 95 1998 P. Bakowski 3 Verilog HDL Verilog
SystemVerilog Lecture 3. Prof. Gerald E. Sobelman Dept. of Electrical and Computer Engineering University of Minnesota Minneapolis, MN USA
SystemVerilog Lecture 3 Prof. Gerald E. Sobelman Dept. of Electrical and Computer Engineering University of Minnesota Minneapolis, MN 55455 USA 1 Outline Design Example: Booth Multiplier Design Example:
UVM-SystemC Standardization Status and Latest Developments
2/27/2017 UVM-SystemC Standardization Status and Latest Developments Trevor Wieman, SystemC CCI WG Chair Slides by Michael Meredith, Cadence Design Systems 2 Outline Why UVM-SystemC? UVM layered architecture
COMSC-051 Java Programming Part 1. Part-Time Instructor: Joenil Mistal
COMSC-051 Java Programming Part 1 Part-Time Instructor: Joenil Mistal Chapter 4 4 Moving Toward Object- Oriented Programming This chapter provides a provides an overview of basic concepts of the object-oriented
Augmenting a C++/PLI/VCS Based Verification Environment with SystemC
Augmenting a C++/PLI/VCS Based Verification Environment Dr. Ambar Sarkar Paradigm Works Inc. ambar.sarkar@paradigm-works.com ABSTRACT Due to increased popularity of high-level verification languages (HVLs)
Self- Tuning Coverage
Self- Tuning Coverage Jonathan Bromley 1 Overview Coverage reuse needs flexibility, configurability SELF TUNING in response to configuration, parameters etc Coverage can mislead! SV covergroups are not
Boost Verification Results by Bridging the Hardware/Software Testbench Gap
Boost Verification Results by Bridging the Hardware/Software Testbench Gap Matthew Ballance Mentor Graphics Corporation Design Verification Technology Division Wilsonville, Oregon matt_ballance@mentor.com
Freescale, the Freescale logo, AltiVec, C- 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis,
Freescale, the Freescale logo, AltiVec, C- 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobilegt, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore,
List of Code Samples. xiii
xiii List of Code Samples Sample 1-1 Driving the APB pins 16 Sample 1-2 A task to drive the APB pins 17 Sample 1-3 Low-level Verilog test 17 Sample 1-4 Basic transactor code 21 Sample 2-1 Using the logic