Implementing CRCCs. Introduction. in Altera Devices
|
|
- Griselda Bell
- 6 years ago
- Views:
Transcription
1 Implementing CRCCs in Altera Devices July 1995, ver. 1 Application Note 49 Introduction Redundant encoding is a method of error detection that spreads the information across more bits than the original data. The more redundant bits you use, the greater the chance that you will detect transmission errors. For example, a 16-bit increase in data record length misses 1 error in 65,536, while a 32-bit increase misses only 1 error in over 4 billion. Although these odds are favorable, undetectable errors can still occur. The nature of common errors varies depending on the transmission and storage medium, but undetectable errors can be caused by occasional isolated changed bits or short bursts of multiple changed bits. To minimize undetectable errors, you can distribute the data so that it is less likely that transmission errors will result in a valid encoding of an alternate set of data. Cyclic redundancy codes (CRCs) are a favored type of redundant encoding. Cyclic redundancy code checkers (CRCCs) check for differences between transmitted data and the original data. Data transmission applications use CRCCs extensively. For example, the Asynchronous Transfer Mode (ATM) specification requires a CRCC that is implemented across the entire payload to ensure data integrity. CRCCs are particularly effective for two reasons: They provide excellent protection against common errors, such as burst errors where consecutive bits in a data stream are corrupted during transmission. The original data is the first part of the transmission, which makes systems that use CRCCs easy to understand and implement. When you use a CRCC to verify a frame of data, the frame is treated as one very large binary number, which is then divided by a generator number. This division produces a remainder, which is transmitted along with the data. At the receiving end, the data is divided by the same generator number and the remainder is compared to the one sent at the end of the data frame. If the two remainders are different, then an error occurred during the data transmission. Altera Corporation 1 A-AN
2 Creating CRCCs In general, digital logic does not implement the division of very large numbers efficiently. Consequently, binary information must be converted into a more appropriate form before CRCCs are used. The string of bits to be verified is represented as the coefficients of a large polynomial, rather than as a large binary number, as shown in the following example: 1,0001,0000,0010,0001 = X 16 + X 12 + X To make the calculations easier to implement, the arithmetic is cast in a binary algebraic field. The arithmetic is implemented modulo 2 with no carry, i.e., addition and subtraction are identical (implemented via XOR). Multiplication by 1 or 0 is performed with an AND function, and division by the binary field s single non-zero element, 1, leaves the dividend unchanged. In this system, any remainder for a polynomial of degree n is no more than n 1 bits long. Therefore, even though polynomials of order 16 have 17 terms (including X 0 ), any remainder is contained within 16 bits (X 15 through X 0 ). When implementing CRCCs, both the original data and the generator number must be represented as polynomials. The generator number is therefore called the generator polynomial. The polynomial that represents the original data is multiplied by X n, where n is the degree of the generator polynomial (i.e., the length of the CRC). This operation shifts the data to the left by n bits. The resulting 0s at the end of the polynomial allow you to add the CRC to the data polynomial by replacing the last n bits (which have become 0) with the CRC. Since addition and subtraction are equivalent, this operation also produces a polynomial that is evenly divisible by the generator polynomial. Therefore, when the data polynomial plus the CRC is divided by the generator polynomial at the receiving end of the system, the remainder for an error-free transmission is always 0. In summary, the data D is multiplied by X n and divided by the generator polynomial G. The quotient Q is then discarded, and the remainder R is added to the dividend X n D. See the following equation: (X n D) + R = (Q G) + 0 At the receiving end, the first part of the transmitted information is the original data D; the second part (the last n bits) is the remainder R. This entire quantity is divided by the same generator polynomial G, and the quotient Q is discarded. The remainder of this division is always 0 if there are no errors in the transmitted data. 2 Altera Corporation
3 Error Detection Generally, CRCCs detect the following types of errors: Single-bit errors Two-bit errors Three-bit and other odd-number-bit errors Burst errors that are less than or equal to the CRC length Most burst errors that are greater than the CRC length The types of errors that a CRCC detects depends on the generator polynomial. Table 1 shows several common generator polynomials for various applications. Table 1. Common Generator Polynomials Generator Name Polynomial SDLC (CCITT) X 16 + X 12 + X 5 + X 0 SDLC Reverse X 16 + X 11 + X 4 + X 0 CRC-16 X 16 + X 15 + X 2 + X 0 CRC-16 Reverse X 16 + X 14 + X 1 + X 0 CRC-12 X 12 + X 11 + X 3 + X 2 + X 1 + X 0 Ethernet X 32 + X 26 + X 23 + X 22 + X 16 + X 12 + X 11 + X 10 + X 8 + X 7 + X 5 + X 4 + X 2 + X 1 + X 0 Different generator polynomials have different error-detection capabilities. To achieve optimum results, you must use a generator polynomial that effectively detects and corrects the expected transmission errors. Alternatively, you can use a standard generator polynomial that is appropriate for a particular transmission medium. Serial CRC Computation Typically, CRC calculations are implemented with linear-feedback shift registers (LFSRs). LFSRs use a method that yields the same results as the subtract and shift division process when the subtraction is performed without carry by the XOR function. To affect the subtract and shift division one bit at a time, you can shift through and examine each bit in the original frame of data (i.e., the dividend). For the first bit of value 1, the divisor high-order bit is subtracted (XORed) from the dividend. That dividend bit, which is unnecessary and is not generated, is set to zero by the subtraction. The lower order bits of the divisor cannot be subtracted yet, because the corresponding divisor bits have not been shifted in. Altera Corporation 3
4 Figure 1 shows the Consultative Committee International Telegraph and Telephone (CCITT) CRC-16 generator computed serially. The quotient 1 bit () is fed back and subtracted from the appropriate taps in the shift register (XOR12, XOR5, XOR0). These bits shift forward to appear at the end and are subtracted from the next data bit, unless they are eliminated by a coinciding second bit from an earlier or later subtraction that is fed back. Figure 1. LFSR Configuration for CCITT CRC-16 Generator (X 16 + X 12 + X 5 + X 0 ) XOR0 Register 15 Register 11 D Q D Q XOR5 Register 10 Register 4 Register 3 Register 0 XOR12 D Q D Q CRC Out D Q D Q GND Data In Parallel CRC Computation The serial method works well when the data is available in bit-serial form. However, today s high-speed signal processing systems process data in byte, word, double-word (32-bit), or larger widths rather than serially. Even in telecommunications systems, which transmit data serially, received data is encapsulated within a VLSI device responsible for Clock recovery and byte framing. The data is presented to the board designer in 8-bit frames at a manageable speed. Therefore, designs for high-speed devices require the CRC to be calculated 8 bits at a time. You can develop a parallel CRC algorithm with the LFSR approach. You can express the contents of the shift register after 8 shifts as a function of the initial contents of the shift register and the 8 data bits shifted in. This function can be created using only XOR operators. Figure 2 shows the function that uses the CCITT CRC-16 generator polynomial (X16 + X12 + X5 + X0). In this example, the register contents C[15..0] and the next 8 data bits D[7..0] are used to calculate the general contents of the register after 8 shifts. Because the register shifts once for each input data bit, the operator produces the series of terms C0 D0, C1 D1, etc. These terms are assigned the name Mn where Mn = Cn Dn. 4 Altera Corporation
5 Figure 2. CRC Register Shifts for CCITT CRC-16 Generator (X 16 + X 12 + X 5 + X 0 ) All terms on a line are XORed together. D0 D1 D4 D5 M5 CRC register after 8 shifts Reg0 Reg1 Reg2 Reg3 Reg4 Reg5 Reg6 Reg7 Reg8 Reg9 Reg10 Reg11 Reg12 Reg13 Reg14 Reg15 C0 C1 C2 C3 C4 C5 C6 C7 C11 C1 C2 C3 C4 C5 C6 C7 C11 C4 C5 C6 C7 C11 C5 C6 C7 C11 C11 M5 M6 M7 M5 M6 M7 M5 M6 M7 Shift 0 Shift 1 Shift 4 Shift 5 Shift 8 On the first four shifts, only Mn terms are fed back. On the fifth shift, register 0 now contains C4 (from earlier shifts), which will be XORed with D4 and fed back, as shown in the following equation: D4 (C4 ) = (D4 C4) = Later shifts all have multiple terms fed back. The CRC register contents after 8 shifts are shown in the box on the right. AHDL CRC Macrofunction Figure 3 shows an excerpt from an Altera Hardware Description Language (AHDL) Text Design File (.tdf) that includes the logic equations for the register values after 8 shifts (i.e., 1 byte later). Altera Corporation 5
6 Figure 3. AHDL CRC Design Excerpt ex0 = ( reg[0] $ dat[0] ) ; ex1 = ( reg[1] $ dat[1] ) ; ex2 = ( reg[2] $ dat[2] ) ; ex3 = ( reg[3] $ dat[3] ) ; ex4 = ( reg[4] $ dat[4] ) ; ex5 = ( reg[5] $ dat[5] ) ; ex6 = ( reg[6] $ dat[6] ) ; ex7 = ( reg[7] $ dat[7] ) ; reg[0].d = reg[8] $ ex4 $ ex0 ; reg[1].d = reg[9] $ ex5 $ ex1 ; reg[2].d = reg[10] $ ex6 $ ex2 ; reg[3].d = reg[11] $ ex0 $ ex7 $ ex3 ; reg[4].d = reg[12] $ ex1 ; reg[5].d = reg[13] $ ex2 ; reg[6].d = reg[14] $ ex3 ; reg[7].d = reg[15] $ ex4 $ ex0 ; reg[8].d = ex0 $ ex5 $ ex1 ; reg[9].d = ex1 $ ex6 $ ex2 ; reg[10].d = ex2 $ ex7 $ ex3 ; reg[11].d = ex3 ; reg[12].d = ex4 $ ex0 ; reg[13].d = ex5 $ ex1 ; reg[14].d = ex6 $ ex2 ; reg[15].d = ex7 $ ex3 ; 1 A complete AHDL description of the CCITT CRC-16 macrofunction is available in the self-extracting file an_049.exe from the Altera bulletin board service (BBS) at (408) or from Altera s FTP site. A CRC is calculated before a frame of data is transmitted, then each data byte is clocked into the CRC macrofunction. Conversely, the CRC is clocked during each byte of transmitted data. After the last byte of data is clocked in, the 16-bit CRC is appended to the data. A multiplexer selects the low CRC byte (REG[7..0]), then selects the high byte for transmission. 6 Altera Corporation
7 To check the CRC after the data transmission, you should clear the shift register by asserting the Clear signal. The CRC macrofunction is enabled for one Clock cycle during each byte of received data, including the two CRC bytes calculated at transmission end and appended to the end of the data frame. After the last CRC byte is clocked in, the register contains the 16-bit CRC of the transmitted data plus the transmitted CRC, as shown in the following equation: X n D + R G If there are no errors in the transmission, the remainder is 0, and the CRC00 signal is asserted. Piecewise CRCC Computation In packet-switching networks (such as ATM networks), a frame is broken into small packets for transmission, then reassembled into the original long frame after it is received. The frame can include a CRC at the end that allows the CRCC to verify the integrity of the entire frame once it is reassembled. It is easier to generate a CRC while the frame is still in its original format. For more complex transmission protocols, CRC generation may require a communications processor, which can easily become overburdened. To avoid the need for a communications processor entirely, you can compute the CRC in hardware at a lower level. However, his method can cause packets from different frames to intermingle, especially on the receiving end. To prevent intermingling frames, you can compute the CRC for each packet separately, i.e., piecewise. Once the CRCC has been executed over a packet, the interim CRC is stored in a small RAM that is indexed by the channel number. For the next packet, the channel number is first determined from the header, and the interim CRC for the previous channel is extracted from the RAM and loaded into the CRC register. The packet s data is then clocked into the CRC. At the end of the packet, the interim CRC for the next packet is stored in the RAM in preparation for the next packet. Sometimes the data path needs to be delayed by a few bytes to allow cycles to acquire the channel number and load the previous interim CRC into the CRC macrofunction. When the last packet of a frame is transmitted, the CRC is appended to the data so that it can be verified as 0 when it is received. The piecewise method adds RAM and control logic to the design. However, this method has little effect on the CRC engine; the register must simply be loaded with the interim CRC for the previous channel before proceeding with each packet s data. Altera Corporation 7
8 1 A sample file of the CRC macrofunction with an added load function is available in the self-extracting file an_049.exe from the Altera bulletin board service (BBS) at (408) or from Altera s FTP site. Each frame s packets must be processed in the same order at transmission and reception. If any of the packets are out of sequence when they are received, the CRCC indicates an error. Bit or burst errors are also detected and reported. Conclusion CRCCs are an efficient method for verifying data transmission, especially for ATM applications. CRCCs offer protection from common errors without adding extensive logic overhead. You can use either serial or parallel computation methods to implement CRCCs. For applications in which the data frame is segmented and mixed with data from other frames, a piecewise CRC calculation is most effective. Bibliography Hamming, R.W. Coding and Information Theory. Prentice-Hall, Lee, R. Cyclic Code Redundancy. Digital Design, 7/81. Perez, A. Byte-wise CRC Calculations. IEEE MICRO, 6/83. Peterson, W.W., and Brown, D.T. Cyclic Codes for Error Detection. Proc. IRE, 1/61. Peterson, W.W. and Weldon, E.J. Error-Correcting Codes. MIT Press, Pless, Vera. Introduction to the Theory of Error-Correcting Codes. John Wiley & Sons, Ramabadran, T.V. and Gaitonde, S.S. A Tutorial on CRC Computations. IEEE MICRO, 8/ Orchard Parkway San Jose, CA (408) Applications Hotline: (800) 800-EPLD Customer Marketing: (408) Literature Services: (408) Altera, MAX, MAX+PLUS, FLEX, and FLEX Ability are registered trademarks of Altera Corporation. The following are trademarks of Altera Corporation: MAX+PLUS II, AHDL. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document. Altera products marketed under trademarks are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. U.S. and European patents pending. Copyright 1995 Altera Corporation. All rights reserved. 8 Altera Corporation Printed on Recycled Paper.
Benefits of Embedded RAM in FLEX 10K Devices
Benefits of Embedded RAM in FLEX 1K Devices January 1996, ver. 1 Product Information Bulletin 2 Introduction Driven by the demand to integrate many more digital functions in a single device, custom logic
More informationAdvanced Computer Networks. Rab Nawaz Jadoon DCS. Assistant Professor COMSATS University, Lahore Pakistan. Department of Computer Science
Advanced Computer Networks Department of Computer Science DCS COMSATS Institute of Information Technology Rab Nawaz Jadoon Assistant Professor COMSATS University, Lahore Pakistan Advanced Computer Networks
More informationRapidIO Physical Layer MegaCore Function
RapidIO Physical Layer MegaCore Function April 2005, MegaCore version 2.2.1 Errata Sheet Introduction This document addresses known errata and documentation changes for version 2.2.1 of the RapidIO Physical
More informationUNIT-II 1. Discuss the issues in the data link layer. Answer:
UNIT-II 1. Discuss the issues in the data link layer. Answer: Data Link Layer Design Issues: The data link layer has a number of specific functions it can carry out. These functions include 1. Providing
More informationImplementing FIR Filters
Implementing FIR Filters in FLEX Devices February 199, ver. 1.01 Application Note 73 FIR Filter Architecture This section describes a conventional FIR filter design and how the design can be optimized
More informationChapter 3. The Data Link Layer. Wesam A. Hatamleh
Chapter 3 The Data Link Layer The Data Link Layer Data Link Layer Design Issues Error Detection and Correction Elementary Data Link Protocols Sliding Window Protocols Example Data Link Protocols The Data
More informationCh. 7 Error Detection and Correction
Ch. 7 Error Detection and Correction Error Detection and Correction Data can be corrupted during transmission. Some applications require that errors be detected and corrected. 2 1. Introduction Let us
More informationChapter 10 Error Detection and Correction. Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Chapter 10 Error Detection and Correction 0. Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Note The Hamming distance between two words is the number of differences
More informationCSN Telecommunications. 5: Error Coding. Data, Audio, Video and Images Prof Bill Buchanan
CSN874 Telecommunications 5: Error Coding Data, Audio, Video and Images http://asecuritysite.com/comms Prof Bill Buchanan CSN874 Telecommunications 5: Error Coding: Modulo-2 Data, Audio, Video and Images
More informationA High Performance CRC Checker for Ethernet Application
A High Performance CRC Checker for Ethernet Application Deepti Rani Mahankuda & M. Suresh Electronics and Communication Engineering Dept. National Institute of Technology, Berhampur, Odisha, India. E-mail:deepti.rani07@gmail.com
More informationData Link Protocols. High Level Data. Control Protocol. HDLC Framing ~~~~~~~~ Functions of a Data Link Protocol. Framing PDUs. Addressing Destination
Data Link Protocols Data Link Services Connection-less services Functions of a Data Link Protocol Framing PDUs ing Destination Error Detection / Error Recovery Link Management Ethernet (covered elsewhere)
More informationCSE 123A Computer Networks
CSE 123A Computer Networks Winter 2005 Lecture 4: Data-Link I: Framing and Errors Some portions courtesy Robin Kravets and Steve Lumetta Last time How protocols are organized & why Network layer Data-link
More informationPoint-to-Point Links. Outline Encoding Framing Error Detection Sliding Window Algorithm. Fall 2004 CS 691 1
Point-to-Point Links Outline Encoding Framing Error Detection Sliding Window Algorithm Fall 2004 CS 691 1 Encoding Signals propagate over a physical medium modulate electromagnetic waves e.g., vary voltage
More informationFFT/IFFT Block Floating Point Scaling
FFT/IFFT Block Floating Point Scaling October 2005, ver. 1.0 Application Note 404 Introduction The Altera FFT MegaCore function uses block-floating-point (BFP) arithmetic internally to perform calculations.
More informationData Link Networks. Hardware Building Blocks. Nodes & Links. CS565 Data Link Networks 1
Data Link Networks Hardware Building Blocks Nodes & Links CS565 Data Link Networks 1 PROBLEM: Physically connecting Hosts 5 Issues 4 Technologies Encoding - encoding for physical medium Framing - delineation
More informationUsing MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX 3000A Devices as a Microcontroller I/O Expander August 2003, Ver 1.0 Application Note 265 Introduction Advantages of Using MAX 3000A Devices Many microcontrollers and microprocessors limit I/O
More informationNios Soft Core Embedded Processor
Nios Soft Core Embedded Processor June 2000, ver. 1 Data Sheet Features... Preliminary Information Part of Altera s Excalibur TM embedded processor solutions, the Nios TM soft core embedded processor is
More informationSimulating the Reed-Solomon Model
July 2000, ver. 1 Simulating the Reed-Solomon Model with the Visual IP Software User Guide Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera, and
More informationLecture 5. Homework 2 posted, due September 15. Reminder: Homework 1 due today. Questions? Thursday, September 8 CS 475 Networks - Lecture 5 1
Lecture 5 Homework 2 posted, due September 15. Reminder: Homework 1 due today. Questions? Thursday, September 8 CS 475 Networks - Lecture 5 1 Outline Chapter 2 - Getting Connected 2.1 Perspectives on Connecting
More informationLECTURE #34. Data Communication (CS601)
LECTURE #34 Error Detection And Correction Methods Longitudinal Red Check(LRC) o In LRC, a block of bits is organized in a table (rows and columns) o For example instead of sending 32 bits, we organize
More informationLecture / The Data Link Layer: Framing and Error Detection
Lecture 2 6.263/16.37 The Data Link Layer: Framing and Error Detection MIT, LIDS Slide 1 Data Link Layer (DLC) Responsible for reliable transmission of packets over a link Framing: Determine the start
More informationSPM90 MODBUS PROTOCOL AND REGISTER LIST V1.0
SPM90 MODBUS PROTOCOL AND REGISTER LIST V1.0 目 录 1. Introduction... 1 1.1 Purpose of the Communication Protocol... 1 1.2 Version of Communication Protocol... 1 2. Detailed Description of the SPM90 Modbus
More informationSome portions courtesy Robin Kravets and Steve Lumetta
CSE 123 Computer Networks Fall 2009 Lecture 4: Data-Link I: Framing and Errors Some portions courtesy Robin Kravets and Steve Lumetta Administrative updates I m Im out all next week no lectures, but You
More informationError Correction and Detection using Cyclic Redundancy Check
Error Correction and Detection using Cyclic Redundancy Check Dr. T. Logeswari Associate Professor, Dept of Computer Science, New Horizon College, Banglore, Karnataka, India ABSTRACT: In this paper Cyclic
More informationRapidIO MegaCore Function
March 2007, MegaCore Function Version 3.1.1 Errata Sheet This document addresses known errata and documentation issues for the Altera RapidIO MegaCore function version 3.1.1. Errata are functional defects
More informationCIS 551 / TCOM 401 Computer and Network Security. Spring 2007 Lecture 7
CIS 551 / TCOM 401 Computer and Network Security Spring 2007 Lecture 7 Announcements Reminder: Project 1 is due on Thursday. 2/1/07 CIS/TCOM 551 2 Network Architecture General blueprints that guide the
More informationDesign Tools for 100,000 Gate Programmable Logic Devices
esign Tools for 100,000 Gate Programmable Logic evices March 1996, ver. 1 Product Information Bulletin 22 Introduction The capacity of programmable logic devices (PLs) has risen dramatically to meet the
More informationComputer and Network Security
CIS 551 / TCOM 401 Computer and Network Security Spring 2009 Lecture 6 Announcements First project: Due: 6 Feb. 2009 at 11:59 p.m. http://www.cis.upenn.edu/~cis551/project1.html Plan for Today: Networks:
More informationRapidIO MegaCore Function
March 2007, MegaCore Function Version 3.1.0 Errata Sheet This document addresses known errata and documentation issues for the Altera RapidIO MegaCore function version 3.1.0. Errata are functional defects
More informationCSMC 417. Computer Networks Prof. Ashok K Agrawala Ashok Agrawala Set 4. September 09 CMSC417 Set 4 1
CSMC 417 Computer Networks Prof. Ashok K Agrawala 2009 Ashok Agrawala Set 4 1 The Data Link Layer 2 Data Link Layer Design Issues Services Provided to the Network Layer Framing Error Control Flow Control
More informationPOS-PHY Level 4 POS-PHY Level 3 Bridge Reference Design
Level 4 Bridge Reference Design October 2001; ver. 1.02 Application Note 180 General Description This application note describes how the Level 4 Bridge reference design can be used to bridge packet or
More informationUsing MAX II & MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander March 2004, ver 2.0 Application Note 265 Introduction Advantages of Using MAX II & MAX 3000A Devices Many microcontroller and microprocessors
More informationCSMC 417. Computer Networks Prof. Ashok K Agrawala Ashok Agrawala. Nov 1,
CSMC 417 Computer Networks Prof. Ashok K Agrawala 2018 Ashok Agrawala 1 Message, Segment, Packet, and Frame host host HTTP HTTP message HTTP TCP TCP segment TCP router router IP IP packet IP IP packet
More informationPART III. Data Link Layer MGH T MGH C I 204
PART III Data Link Layer Position of the data-link layer Data link layer duties LLC and MAC sublayers IEEE standards for LANs Chapters Chapter 10 Error Detection and Correction Chapter 11 Data Link Control
More information(Refer Slide Time: 2:20)
Data Communications Prof. A. Pal Department of Computer Science & Engineering Indian Institute of Technology, Kharagpur Lecture-15 Error Detection and Correction Hello viewers welcome to today s lecture
More informationAIRbus Interface. Features Fixed width (8-, 16-, or 32-bit) data transfers (dependent on the width. Functional Description. General Arrangement
AIRbus Interface December 22, 2000; ver. 1.00 Functional Specification 9 Features Fixed width (8-, 16-, or 32-bit) data transfers (dependent on the width of the data bus) Read and write access Four-way
More informationUsing the Nios Development Board Configuration Controller Reference Designs
Using the Nios Development Board Controller Reference Designs July 2006 - ver 1.1 Application Note 346 Introduction Many modern embedded systems utilize flash memory to store processor configuration information
More informationError Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide
Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide 11 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8. Document Version: 2. Document Date: June 28
More informationJanuary 1996, ver. 1 Functional Specification 1
FIR Filters January 1996, ver. 1 Functional Specification 1 Features High-speed operation: up to 105 million samples per second (MSPS) -, 16-, 24-, 32-, and 64-tap finite impulse response (FIR) filters
More information2.4 Error Detection Bit errors in a frame will occur. How do we detect (and then. (or both) frames contains an error. This is inefficient (and not
CS475 Networks Lecture 5 Chapter 2: Direct Link Networks Assignments Reading for Lecture 6: Sections 2.6 2.8 Homework 2: 2.1, 2.4, 2.6, 2.14, 2.18, 2.31, 2.35. Due Thursday, Sept. 15 2.4 Error Detection
More informationFPGA Design Security Solution Using MAX II Devices
White Paper FPGA Solution Using MAX II Devices Introduction SRAM-based FPGAs are volatile devices. They require external memory to store the configuration data that is sent to them at power up. It is possible
More informationChapter 10 Error Detection and Correction 10.1
Chapter 10 Error Detection and Correction 10.1 10-1 INTRODUCTION some issues related, directly or indirectly, to error detection and correction. Topics discussed in this section: Types of Errors Redundancy
More informationCyclone II FPGA Family
ES-030405-1.3 Errata Sheet Introduction This errata sheet provides updated information on Cyclone II devices. This document addresses known device issues and includes methods to work around the issues.
More informationWhite Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices
Introduction White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices One of the challenges faced by engineers designing communications equipment is that memory devices
More informationNios Embedded Processor UART Peripheral
Nios Embedded Processor UART Peripheral March 2001, ver. 1.1 Data Sheet General Description The Nios universal asynchronous receiver/transmitter UART implements simple RS-232 asynchronous transmit and
More informationINPUT TO (TM/TC) CHANNEL CODING GREEN BOOK(s) AS DISCUSSED AT THE MEETING IN CRYSTAL CITY, VA (USA) on 12 March Frame Error Control Field
INUT TO (TM/TC) CHANNEL CODING GREEN BOOK(s) AS DISCUSSED AT THE MEETING IN CRYSTAL CITY, VA (USA) on 12 March 28 --------- Frame Error Control Field [Reply to comment GC2] - Section 8.4.2 of CCSDS 13.1-G-1
More informationTYPES OF ERRORS. Data can be corrupted during transmission. Some applications require that errors be detected and corrected.
Data can be corrupted during transmission. Some applications require that errors be detected and corrected. TYPES OF ERRORS There are two types of errors, 1. Single Bit Error The term single-bit error
More informationLecture 6: Reliable Transmission. CSE 123: Computer Networks Alex Snoeren (guest lecture) Alex Sn
Lecture 6: Reliable Transmission CSE 123: Computer Networks Alex Snoeren (guest lecture) Alex Sn Lecture 6 Overview Finishing Error Detection Cyclic Remainder Check (CRC) Handling errors Automatic Repeat
More informationCS321: Computer Networks Error Detection and Correction
CS321: Computer Networks Error Detection and Correction Dr. Manas Khatua Assistant Professor Dept. of CSE IIT Jodhpur E-mail: manaskhatua@iitj.ac.in Error Detection and Correction Objective: System must
More informationCSE 461: Framing, Error Detection and Correction
CSE 461: Framing, Error Detection and Correction Next Topics Framing Focus: How does a receiver know where a message begins/ends Error detection and correction Focus: How do we detect and correct messages
More informationPOS-PHY Level 4 MegaCore Function
POS-PHY Level 4 MegaCore Function November 2004, MegaCore Version 2.2.2 Errata Sheet Introduction This document addresses known errata and documentation changes for version v2.2.2 of the POS-PHY Level
More informationThe data link layer has a number of specific functions it can carry out. These functions include. Figure 2-1. Relationship between packets and frames.
Module 2 Data Link Layer: - Data link Layer design issues - Error Detection and correction Elementary Data link protocols, Sliding window protocols- Basic Concept, One Bit Sliding window protocol, Concept
More informationE3 Mapper MegaCore Function (E3MAP)
MegaCore Function (E3MAP) March 9, 2001; ver. 1.0 Data Sheet Features Easy-to-use MegaWizard Plug-In generates MegaCore variants Quartus TM II software and OpenCore TM feature allow place-androute, and
More informationCSE 123: Computer Networks Alex C. Snoeren. HW 1 due Thursday!
CSE 123: Computer Networks Alex C. Snoeren HW 1 due Thursday! Error handling through redundancy Adding extra bits to the frame Hamming Distance When we can detect When we can correct Checksum Cyclic Remainder
More informationCMSC 2833 Lecture 18. Parity Add a bit to make the number of ones (1s) transmitted odd.
Parity Even parity: Odd parity: Add a bit to make the number of ones (1s) transmitted even. Add a bit to make the number of ones (1s) transmitted odd. Example and ASCII A is coded 100 0001 Parity ASCII
More informationCSE123A discussion session
CSE23A discussion session 27/2/9 Ryo Sugihara Review Data Link Layer (3): Error detection sublayer CRC Polynomial representation Implementation using LFSR Data Link Layer (4): Error recovery sublayer Protocol
More informationSimultaneous Multi-Mastering with the Avalon Bus
Simultaneous Multi-Mastering with the Avalon Bus April 2002, ver. 1.1 Application Note 184 Introduction The Excalibur Development Kit, featuring the Nios embedded processor version 2.1 supports an enhanced
More informationData Link Layer Overview
Data Link Layer Overview First of four classes on the data link layer 9/9/2009 CSC 257/457 - Fall 2009 1 Internet Architecture Bottom-up: physical: electromagnetic signals on the wire link: data transfer
More informationMatrices in MAX II & MAX 3000A Devices
Crosspoint Switch Matrices in MAX II & MAX 3000A Devices March 200, ver. 2.0 Application Note 29 Introduction With a high level of flexibility, performance, and programmability, you can use crosspoint
More informationMYcsvtu Notes DATA REPRESENTATION. Data Types. Complements. Fixed Point Representations. Floating Point Representations. Other Binary Codes
DATA REPRESENTATION Data Types Complements Fixed Point Representations Floating Point Representations Other Binary Codes Error Detection Codes Hamming Codes 1. DATA REPRESENTATION Information that a Computer
More informationFault Tolerance & Reliability CDA Chapter 2 Additional Interesting Codes
Fault Tolerance & Reliability CDA 5140 Chapter 2 Additional Interesting Codes m-out-of-n codes - each binary code word has m ones in a length n non-systematic codeword - used for unidirectional errors
More informationImplementing LED Drivers in MAX Devices
Implementing LE rivers in MAX evices ecember 2002, ver. 1.0 Application Note 286 Introduction Commercial LE river Chips iscrete light-emitting diode (LE) driver chips are common on many system boards.
More informationExercise 1 In this exercise you will review the DSSS modem design using the Quartus II software.
White Paper DSSS Modem Lab Background The direct sequence spread spectrum (DSSS) digital modem reference design is a hardware design that has been optimized for the Altera APEX DSP development board (starter
More informationLogic Optimization Techniques for Multiplexers
Logic Optimiation Techniques for Multiplexers Jennifer Stephenson, Applications Engineering Paul Metgen, Software Engineering Altera Corporation 1 Abstract To drive down the cost of today s highly complex
More informationISO/OSI Reference Model. Data Link Layer. 7. Application. 6. Presentation. 5. Session. 4. Transport. 3. Network. 2. Data Link. 1.
Data Link Layer 1 ISO/OSI Reference Model 7. Application E-Mail, Terminal, Remote login 6. Presentation System dependent presentation of data (EBCDIC/ASCII) 5. Session Connection establishment, termination,
More informationEstimating Nios Resource Usage & Performance
Estimating Nios Resource Usage & Performance in Altera Devices September 2001, ver. 1.0 Application Note 178 Introduction The Excalibur Development Kit, featuring the Nios embedded processor, includes
More informationDSP Development Kit, Stratix II Edition
DSP Development Kit, Stratix II Edition August 2005, Development Kit version 1.1.0 Errata Sheet This document addresses known errata and documentation changes the DSP Development Kit, Stratix II Edition
More informationSimple Excalibur System
Excalibur Solutions Simple Excalibur System August 2002, ver. 1.0 Application Note 242 Introduction This application note describes a simple Excalibur system design that consists of software running on
More informationData Link Layer Overview
Data Link Layer Overview : 9/7/2007 CSC 257/457 - Fall 2007 1 Internet Architecture Bottom-up: physical: electromagnetic signals on the wire link: data transfer between neighboring network elements network:
More informationAchieving Reliable Digital Data Communication through Mathematical Algebraic Coding Techniques
International Journal of Pure and Applied Mathematical Sciences. ISSN 0972-9828 Volume 9, Number 2 (2016), pp. 183-190 Research India Publications http://www.ripublication.com Achieving Reliable Digital
More informationT3 Framer MegaCore Function (T3FRM)
MegaCore Function August 2001; ver. 1.02 Data Sheet Features Achieving optimum performance in the Altera APEX TM 20K device architecture, the multi-featured MegaCore Function meets your innovative design
More informationCS422 Computer Networks
CS422 Computer Networks Lecture 3 Data Link Layer Dr. Xiaobo Zhou Department of Computer Science CS422 DataLinkLayer.1 Data Link Layer Design Issues Services Provided to the Network Layer Provide service
More informationData Link Layer. Srinidhi Varadarajan
Data Link Layer Srinidhi Varadarajan Data Link Layer: Functionality The data link layer must: Detect errors (using redundancy bits) Request retransmission if data is lost (using automatic repeat request
More informationRapidIO MegaCore Function
RapidIO MegaCore Function October 2007, MegaCore Function Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the Altera RapidIO MegaCore function version 7.0. Errata
More informationVLSI Implementation of Parallel CRC Using Pipelining, Unfolding and Retiming
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 (May. Jun. 203), PP 66-72 e-issn: 239 4200, p-issn No. : 239 497 VLSI Implementation of Parallel CRC Using Pipelining, Unfolding
More informationExcalibur Solutions DPRAM Reference Design
Excalibur Solutions DPRAM Reference Design August 22, ver. 2.3 Application Note 173 Introduction The Excalibur devices are excellent system development platforms, offering flexibility, performance, and
More informationSimulating the PCI MegaCore Function Behavioral Models
Simulating the PCI MegaCore Function Behavioral Models August 2001, ver. 1.0 Application Note 169 Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera,
More informationCORDIC Reference Design. Introduction. Background
CORDIC Reference Design June 2005, ver. 1.4 Application Note 263 Introduction The co-ordinate rotation digital computer (CORDIC) reference design implements the CORDIC algorithm, which converts cartesian
More informationTable 1 shows the issues that affect the FIR Compiler v7.1.
May 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the Altera, v7.1. Errata are functional defects or errors, which may cause an Altera MegaCore function
More informationI. INTRODUCTION. each station (i.e., computer, telephone, etc.) directly connected to all other stations
I. INTRODUCTION (a) Network Topologies (i) point-to-point communication each station (i.e., computer, telephone, etc.) directly connected to all other stations (ii) switched networks (1) circuit switched
More informationIntroduction to Computer Networks. 03 Data Link Layer Introduction
Introduction to Computer Networks 03 Data Link Layer Introduction Link Layer 1 Introduction and services 2 Link Layer Services 2.1 Framing 2.2 Error detection and correction 2.3 Flow Control 2.4 Multiple
More informationByteBlaster II Parallel Port Download Cable
ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System
More informationData Link Layer Overview
Data Link Layer Overview First of four classes on the data link layer Internet Architecture Bottom up: Physical: electromagnetic signals on the wire Link: data transfer between neighboring network elements
More informationSRI RAMAKRISHNA INSTITUTE OF TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY COMPUTER NETWORKS UNIT - II DATA LINK LAYER
SRI RAMAKRISHNA INSTITUTE OF TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY COMPUTER NETWORKS UNIT - II DATA LINK LAYER 1. What are the responsibilities of data link layer? Specific responsibilities of
More informationVideo and Image Processing Suite
Video and Image Processing Suite December 2006, Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System
More informationPositional Number System
Positional Number System A number is represented by a string of digits where each digit position has an associated weight. The weight is based on the radix of the number system. Some common radices: Decimal.
More informationData Link Layer Overview
Data Link Layer Overview First of four classes on the data link layer Internet Architecture Bottom up: Physical: electromagnetic signals on the wire Link: data transfer between neighboring network elements
More informationSMALL DISTANCE CODES FOR HEADER ERROR DETECTION IN ATM NETWORKS
SMALL DISTANCE CODES FOR HEADER ERROR DETECTION IN ATM NETWORKS Tony Antonio Universitas Pancasila, Jakarta Jl. Srengseng Sawah Jagakarsa, Jakarta 12640 tony.antonio@yahoo.com Abstrak On transmission links
More informationSONET/SDH STS-12c/STM-4 Framer MegaCore Function (STS12CFRM)
July 2001; ver. 1.01 SONET/SDH STS-12c/STM-4 Framer MegaCore Function (STS12CFRM) Data Sheet Features Performs synchronous optical network (SONET)/synchronous digital hierarchy (SDH) framing and transport
More informationTable 1 shows the issues that affect the FIR Compiler, v6.1. Table 1. FIR Compiler, v6.1 Issues.
December 2006, Version 6.1 Errata Sheet This document addresses known errata and documentation issues for the Altera FIR Compiler, v6.1. Errata are functional defects or errors, which may cause an Altera
More informationCSCI-1680 Link Layer I Rodrigo Fonseca
CSCI-1680 Link Layer I Rodrigo Fonseca Based partly on lecture notes by David Mazières, Phil Levis, John Jannotti Last time Physical layer: encoding, modulation Today Link layer framing Getting frames
More information11. SEU Mitigation in Stratix IV Devices
11. SEU Mitigation in Stratix IV Devices February 2011 SIV51011-3.2 SIV51011-3.2 This chapter describes how to use the error detection cyclical redundancy check (CRC) feature when a Stratix IV device is
More informationCSE123A discussion session
CSE123A discussion session 2007/02/02 Ryo Sugihara Review Data Link layer (1): Overview Sublayers End-to-end argument Framing sublayer How to delimit frame» Flags and bit stuffing Topics Data Link Layer
More informationEE 6900: FAULT-TOLERANT COMPUTING SYSTEMS
EE 6900: FAULT-TOLERANT COMPUTING SYSTEMS LECTURE 6: CODING THEORY - 2 Fall 2014 Avinash Kodi kodi@ohio.edu Acknowledgement: Daniel Sorin, Behrooz Parhami, Srinivasan Ramasubramanian Agenda Hamming Codes
More informationFault-Tolerant Computing
Fault-Tolerant Computing Dealing with Mid-Level Impairments Oct. 2007 Error Detection Slide 1 About This Presentation This presentation has been prepared for the graduate course ECE 257A (Fault-Tolerant
More information64-bit parallel CRC Generation for High Speed Applications
64-bit parallel CRC Generation for High Speed Applications 1.P.Sushma (Student) 2.N.Sushma (Student) 3.V.Sowmya (Student) 4.B.Krishna Associate Professor 5.D.ArunKumar Assistant Professor KITE WOMEN S
More informationChapter 3 The Data Link Layer
Chapter 3 The Data Link Layer 陳瑞奇 (Rikki) 亞洲大學資訊工程學系 Adapted from Computer Networks, Andrew S. Tanenbaum, Vrije University, Netherlands & Computer Networking: A Top Down Approach, Jim Kurose, Keith Ross
More information4. Error correction and link control. Contents
//2 4. Error correction and link control Contents a. Types of errors b. Error detection and correction c. Flow control d. Error control //2 a. Types of errors Data can be corrupted during transmission.
More information