5.2 Switching Fabric Topologies

Size: px
Start display at page:

Download "5.2 Switching Fabric Topologies"

Transcription

1 5. Switching abric Topologies enes abrics recursive construction rearrangeably non-blocking (probably the lowest cost such) proof under circuit switching with switches anyan abrics one half of a enes internal blocking for non-uniform traffic patterns los Networks generalization of enes rearrangeably or strictly non-blocking, depending on midle-stage width at Trees like folded, bidirectional los Others meshes, tori, hypercubes, etc. S-5 - opyright University of rete

2 0 enes Network: Recursive efinition (N/) x (N/) non-blocking 5 (N/) x (N/) non-blocking 6 7 NxN enes network: rearrangeably non-blocking

3 0 x non-blocking x non-blocking ircuit onnections: Start from an input, use one of the subnets S-5 - opyright University of rete

4 S-5 - opyright University of rete ontinue from the brother port of the output, then the brother of the input x non-blocking x non-blocking

5 S-5 - opyright University of rete 5 Keep threading output and input switches, till closing or no-connection 5 5 x non-blocking x non-blocking

6 S-5 - opyright University of rete 6 Start a new thread (a) from an unconnected input, till completing all conn. 5 5 (a) x non-blocking x non-blocking

7 () Thread termination on input side ( of ) 0 subnet Threads always start on the input side If a thread terminates on the input side:... 5 all touched output switches are completely connected concerning touched input switches: 6 () if thread closes, all are complete, 7 subnet S-5 - opyright University of rete 7

8 () Thread termination on input side ( of ) 0 subnet Threads always start on the input side If a thread terminates on the input side:... (a) (a) (b) all touched output switches are completely connected concerning touched input switches: 5 () if thread closes (), all are complete, 6 7 (b) subnet () if thread terminates on half-used input (b): all touched input switches are complete, except the first one, which is half-covered by this thread S-5 - opyright University of rete 8

9 () Thread termination on output side 0 subnet Threads always start on the input side If a thread terminates on the output side: all touched output switches are completely connected 5 6 the first touched input switch is half-covered 7 subnet S-5 - opyright University of rete 9

10 0 () ompleting half-covered input switches subnet (a) 5 6 (b) (b) 7 (a) subnet New threads always start from a half-covered input switch, if there is one all threads cover all out-sw s they touch, in-sw s are covered in sequence S-5 - opyright University of rete 0

11 enes abric: Rearrangeably Non-locking 0 0 subnet (a)? 5? 6 (b) (b) 7 (a) subnet S-5 - opyright University of rete

12 Recursive onstruction of 6x6 enes Network out of x Switches step- sub-network step- step- sub-network banyan reverse banyan S-5 - opyright University of rete

13 S-5 - opyright University of rete

14 Reminder of topics discussed in class, which need to be included in future-year slides anyan fabric is like a set of binary trees with shared nodes. st/src ddress: in a banyan, a single field suffices for both, if each stage replaces one consumed destination-address bit with one corresponding source-address bit. Number of states of a fabric made of switch elements, internal blocking, and cost-minimality of non-blocking fabrics: banyan has (½ N log N) switches, and its number of states is less than (N!), hence it cannot route all permutations has internal blocking enes has (N (log N - ½)) switches, its number of states is more than (N!), it can route all permutations, and it is internally non-blocking the minimum-cost non-blocking fabric made of switches must have at least (log (N!)) switches, hence it must have a cost in-between the cost of the banyan and the cost of the enes. los Networks: N parameter is like internal speedup at Trees enes/los: bidirectional vs. unidirectional links: bidirectional links needed to carry flow control (backpressure) info. S-5 - opyright University of rete

15 S-5 - opyright University of rete 5

16 S-5 - opyright University of rete 6

17 S-5 - opyright University of rete 7

18 S-5 - opyright University of rete 8

Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off

Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off Crossbar Crossbar - example Simple space-division switch Crosspoints can be turned on or off i n p u t s sessions: (,) (,) (,) (,) outputs Crossbar Advantages: simple to implement simple control flexible

More information

Queue and Flow Control Architectures for Interconnection Switches

Queue and Flow Control Architectures for Interconnection Switches Queue and low Control rchitectures for Interconnection Switches. asic Concepts and Queueing rchitectures. igh-throughput Multi-Queue Memories. Crossbars, Scheduling, & Combination Queueing. low and Congestion

More information

Interconnection topologies (cont.) [ ] In meshes and hypercubes, the average distance increases with the dth root of N.

Interconnection topologies (cont.) [ ] In meshes and hypercubes, the average distance increases with the dth root of N. Interconnection topologies (cont.) [ 10.4.4] In meshes and hypercubes, the average distance increases with the dth root of N. In a tree, the average distance grows only logarithmically. A simple tree structure,

More information

ECE 697J Advanced Topics in Computer Networks

ECE 697J Advanced Topics in Computer Networks ECE 697J Advanced Topics in Computer Networks Switching Fabrics 10/02/03 Tilman Wolf 1 Router Data Path Last class: Single CPU is not fast enough for processing packets Multiple advanced processors in

More information

Interconnection Networks. Issues for Networks

Interconnection Networks. Issues for Networks Interconnection Networks Communications Among Processors Chris Nevison, Colgate University Issues for Networks Total Bandwidth amount of data which can be moved from somewhere to somewhere per unit time

More information

Switch Fabrics. Switching Technology S Recursive factoring of a strict-sense non-blocking network

Switch Fabrics. Switching Technology S Recursive factoring of a strict-sense non-blocking network Switch Fabrics Switching Technology S38.65 http://www.netlab.hut.fi/opetus/s3865 5 - Recursive factoring of a strict-sense non-blocking network A strict-sense non-blocking network can be constructed recursively,

More information

Packet Switch Architecture

Packet Switch Architecture Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics Manolis Katevenis, Nikolaos Chrysos FORTH

More information

Packet Switch Architecture

Packet Switch Architecture Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics Manolis Katevenis, Nikolaos Chrysos FORTH

More information

Network Properties, Scalability and Requirements For Parallel Processing. Communication assist (CA)

Network Properties, Scalability and Requirements For Parallel Processing. Communication assist (CA) Network Properties, Scalability and Requirements For Parallel Processing Scalable Parallel Performance: Continue to achieve good parallel performance "speedup"as the sizes of the system/problem are increased.

More information

Switch Fabrics. Switching Technology S P. Raatikainen Switching Technology / 2006.

Switch Fabrics. Switching Technology S P. Raatikainen Switching Technology / 2006. Switch Fabrics Switching Technology S38.3165 http://www.netlab.hut.fi/opetus/s383165 L4-1 Switch fabrics Basic concepts Time and space switching Two stage switches Three stage switches Cost criteria Multi-stage

More information

Network Properties, Scalability and Requirements For Parallel Processing. Communication assist (CA)

Network Properties, Scalability and Requirements For Parallel Processing. Communication assist (CA) Network Properties, Scalability and Requirements For Parallel Processing Scalable Parallel Performance: Continue to achieve good parallel performance "speedup"as the sizes of the system/problem are increased.

More information

INTERCONNECTION NETWORKS LECTURE 4

INTERCONNECTION NETWORKS LECTURE 4 INTERCONNECTION NETWORKS LECTURE 4 DR. SAMMAN H. AMEEN 1 Topology Specifies way switches are wired Affects routing, reliability, throughput, latency, building ease Routing How does a message get from source

More information

Packet Switch Architecture

Packet Switch Architecture Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics Manolis Katevenis, Nikolaos Chrysos FORTH

More information

Recall: The Routing problem: Local decisions. Recall: Multidimensional Meshes and Tori. Properties of Routing Algorithms

Recall: The Routing problem: Local decisions. Recall: Multidimensional Meshes and Tori. Properties of Routing Algorithms CS252 Graduate Computer Architecture Lecture 16 Multiprocessor Networks (con t) March 14 th, 212 John Kubiatowicz Electrical Engineering and Computer Sciences University of California, Berkeley http://www.eecs.berkeley.edu/~kubitron/cs252

More information

Network-on-chip (NOC) Topologies

Network-on-chip (NOC) Topologies Network-on-chip (NOC) Topologies 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and performance

More information

Interconnection Networks: Topology. Prof. Natalie Enright Jerger

Interconnection Networks: Topology. Prof. Natalie Enright Jerger Interconnection Networks: Topology Prof. Natalie Enright Jerger Topology Overview Definition: determines arrangement of channels and nodes in network Analogous to road map Often first step in network design

More information

Lecture 26: Interconnects. James C. Hoe Department of ECE Carnegie Mellon University

Lecture 26: Interconnects. James C. Hoe Department of ECE Carnegie Mellon University 18 447 Lecture 26: Interconnects James C. Hoe Department of ECE Carnegie Mellon University 18 447 S18 L26 S1, James C. Hoe, CMU/ECE/CALCM, 2018 Housekeeping Your goal today get an overview of parallel

More information

Communication Performance in Network-on-Chips

Communication Performance in Network-on-Chips Communication Performance in Network-on-Chips Axel Jantsch Royal Institute of Technology, Stockholm November 24, 2004 Network on Chip Seminar, Linköping, November 25, 2004 Communication Performance In

More information

4. Networks. in parallel computers. Advances in Computer Architecture

4. Networks. in parallel computers. Advances in Computer Architecture 4. Networks in parallel computers Advances in Computer Architecture System architectures for parallel computers Control organization Single Instruction stream Multiple Data stream (SIMD) All processors

More information

High Performance Computing Programming Paradigms and Scalability

High Performance Computing Programming Paradigms and Scalability High Performance Computing Programming Paradigms and Scalability PD Dr. rer. nat. habil. Ralf Peter Mundani Computation in Engineering / BGU Scientific Computing in Computer Science / INF Summer Term 208

More information

Introduction. Introduction. Router Architectures. Introduction. Recent advances in routing architecture including

Introduction. Introduction. Router Architectures. Introduction. Recent advances in routing architecture including Router Architectures By the end of this lecture, you should be able to. Explain the different generations of router architectures Describe the route lookup process Explain the operation of PATRICIA algorithm

More information

Homework Assignment #1: Topology Kelly Shaw

Homework Assignment #1: Topology Kelly Shaw EE482 Advanced Computer Organization Spring 2001 Professor W. J. Dally Homework Assignment #1: Topology Kelly Shaw As we have not discussed routing or flow control yet, throughout this problem set assume

More information

High Performance Computing Programming Paradigms and Scalability Part 2: High-Performance Networks

High Performance Computing Programming Paradigms and Scalability Part 2: High-Performance Networks High Performance Computing Programming Paradigms and Scalability Part 2: High-Performance Networks PD Dr. rer. nat. habil. Ralf-Peter Mundani Computation in Engineering (CiE) Scientific Computing (SCCS)

More information

Interconnection networks

Interconnection networks Interconnection networks When more than one processor needs to access a memory structure, interconnection networks are needed to route data from processors to memories (concurrent access to a shared memory

More information

Lecture 9: Group Communication Operations. Shantanu Dutt ECE Dept. UIC

Lecture 9: Group Communication Operations. Shantanu Dutt ECE Dept. UIC Lecture 9: Group Communication Operations Shantanu Dutt ECE Dept. UIC Acknowledgement Adapted from Chapter 4 slides of the text, by A. Grama w/ a few changes, augmentations and corrections Topic Overview

More information

Advanced Parallel Architecture. Annalisa Massini /2017

Advanced Parallel Architecture. Annalisa Massini /2017 Advanced Parallel Architecture Annalisa Massini - 2016/2017 References Advanced Computer Architecture and Parallel Processing H. El-Rewini, M. Abd-El-Barr, John Wiley and Sons, 2005 Parallel computing

More information

TOC: Switching & Forwarding

TOC: Switching & Forwarding Walrand Lecture TO: Switching & Forwarding Lecture Switching & Forwarding EES University of alifornia Berkeley Why? Switching Techniques Switch haracteristics Switch Examples Switch rchitectures Summary

More information

COMP 631: NETWORKED & DISTRIBUTED SYSTEMS 9/6/16 COMP 631: NETWORKED & DISTRIBUTED SYSTEMS. Internet Routing. Jasleen Kaur.

COMP 631: NETWORKED & DISTRIBUTED SYSTEMS 9/6/16 COMP 631: NETWORKED & DISTRIBUTED SYSTEMS. Internet Routing. Jasleen Kaur. OMP 3: NETWORKE & ISTRIUTE SSTEMS // OMP 3: NETWORKE & ISTRIUTE SSTEMS Internet Routing Jasleen Kaur Fall 0 Forwarding vs. Routing: Local vs. istributed oth datagram and virtual-circuit based networks

More information

Fundamentals of Networking Types of Topologies

Fundamentals of Networking Types of Topologies Fundamentals of Networking Types of Topologies Kuldeep Sonar 1 Bus Topology Bus topology is a network type in which every computer and network device is connected to single cable. When it has exactly two

More information

Interconnect Technology and Computational Speed

Interconnect Technology and Computational Speed Interconnect Technology and Computational Speed From Chapter 1 of B. Wilkinson et al., PARAL- LEL PROGRAMMING. Techniques and Applications Using Networked Workstations and Parallel Computers, augmented

More information

CS 258, Spring 99 David E. Culler Computer Science Division U.C. Berkeley Wide links, smaller routing delay Tremendous variation 3/19/99 CS258 S99 2

CS 258, Spring 99 David E. Culler Computer Science Division U.C. Berkeley Wide links, smaller routing delay Tremendous variation 3/19/99 CS258 S99 2 Real Machines Interconnection Network Topology Design Trade-offs CS 258, Spring 99 David E. Culler Computer Science Division U.C. Berkeley Wide links, smaller routing delay Tremendous variation 3/19/99

More information

Create Circuits and Low-Order Tunnels

Create Circuits and Low-Order Tunnels 6 CHAPTER Note The terms "Unidirectional Path Switched Ring" and "UPSR" may appear in Cisco literature. These terms do not refer to using Cisco ONS 15xxx products in a unidirectional path switched ring

More information

Data Communication and Parallel Computing on Twisted Hypercubes

Data Communication and Parallel Computing on Twisted Hypercubes Data Communication and Parallel Computing on Twisted Hypercubes E. Abuelrub, Department of Computer Science, Zarqa Private University, Jordan Abstract- Massively parallel distributed-memory architectures

More information

CS256 Applied Theory of Computation

CS256 Applied Theory of Computation CS256 Applied Theory of Computation Parallel Computation II John E Savage Overview Mesh-based architectures Hypercubes Embedding meshes in hypercubes Normal algorithms on hypercubes Summing and broadcasting

More information

Create Circuits and Low-Order Tunnels

Create Circuits and Low-Order Tunnels CHAPTER 6 Create Circuits and Low-Order Tunnels The terms "Unidirectional Path Switched Ring" and "UPSR" may appear in Cisco literature. These terms do not refer to using Cisco ONS 15xxx products in a

More information

Switching Hardware. Spring 2015 CS 438 Staff, University of Illinois 1

Switching Hardware. Spring 2015 CS 438 Staff, University of Illinois 1 Switching Hardware Spring 205 CS 438 Staff, University of Illinois Where are we? Understand Different ways to move through a network (forwarding) Read signs at each switch (datagram) Follow a known path

More information

POLYMORPHIC ON-CHIP NETWORKS

POLYMORPHIC ON-CHIP NETWORKS POLYMORPHIC ON-CHIP NETWORKS Martha Mercaldi Kim, John D. Davis*, Mark Oskin, Todd Austin** University of Washington *Microsoft Research, Silicon Valley ** University of Michigan On-Chip Network Selection

More information

Network Layer. For this purpose the network layer should:

Network Layer. For this purpose the network layer should: Network Layer In the preceding tutorials we have studies how the DLL is responsible for moving the frame one end to the other end of the media, the network layer is responsible for the moving the packets

More information

SDSU CS 662 Theory of Parallel Algorithms Networks part 2

SDSU CS 662 Theory of Parallel Algorithms Networks part 2 SDSU CS 662 Theory of Parallel Algorithms Networks part 2 ---------- [To Lecture Notes Index] San Diego State University -- This page last updated April 16, 1996 Contents of Networks part 2 Lecture 1.

More information

Basic Communication Operations Ananth Grama, Anshul Gupta, George Karypis, and Vipin Kumar

Basic Communication Operations Ananth Grama, Anshul Gupta, George Karypis, and Vipin Kumar Basic Communication Operations Ananth Grama, Anshul Gupta, George Karypis, and Vipin Kumar To accompany the text ``Introduction to Parallel Computing'', Addison Wesley, 2003 Topic Overview One-to-All Broadcast

More information

Lecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E)

Lecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) Lecture 12: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) 1 Topologies Internet topologies are not very regular they grew

More information

Dr e v prasad Dt

Dr e v prasad Dt Dr e v prasad Dt. 12.10.17 Contents Characteristics of Multiprocessors Interconnection Structures Inter Processor Arbitration Inter Processor communication and synchronization Cache Coherence Introduction

More information

Lecture 24: Interconnection Networks. Topics: topologies, routing, deadlocks, flow control

Lecture 24: Interconnection Networks. Topics: topologies, routing, deadlocks, flow control Lecture 24: Interconnection Networks Topics: topologies, routing, deadlocks, flow control 1 Topology Examples Grid Torus Hypercube Criteria Bus Ring 2Dtorus 6-cube Fully connected Performance Bisection

More information

Common Issues With Two Fiber Bidirectional Line Switched Rings

Common Issues With Two Fiber Bidirectional Line Switched Rings Common Issues With Two Fiber Bidirectional Line Switched Rings Document ID: 13556 Contents Introduction Prerequisites Requirements Components Used Conventions Background Information Working and Protect

More information

Lecture 3: Sorting 1

Lecture 3: Sorting 1 Lecture 3: Sorting 1 Sorting Arranging an unordered collection of elements into monotonically increasing (or decreasing) order. S = a sequence of n elements in arbitrary order After sorting:

More information

Interconnection Network

Interconnection Network Interconnection Network Recap: Generic Parallel Architecture A generic modern multiprocessor Network Mem Communication assist (CA) $ P Node: processor(s), memory system, plus communication assist Network

More information

SHARED MEMORY VS DISTRIBUTED MEMORY

SHARED MEMORY VS DISTRIBUTED MEMORY OVERVIEW Important Processor Organizations 3 SHARED MEMORY VS DISTRIBUTED MEMORY Classical parallel algorithms were discussed using the shared memory paradigm. In shared memory parallel platform processors

More information

Lecture 3: Topology - II

Lecture 3: Topology - II ECE 8823 A / CS 8803 - ICN Interconnection Networks Spring 2017 http://tusharkrishna.ece.gatech.edu/teaching/icn_s17/ Lecture 3: Topology - II Tushar Krishna Assistant Professor School of Electrical and

More information

SONET Topologies and Upgrades

SONET Topologies and Upgrades 8 CHAPTER Note The terms "Unidirectional Path Switched Ring" and "UPSR" may appear in Cisco literature. These terms do not refer to using Cisco ONS 15xxx products in a unidirectional path switched ring

More information

TCOM 501: Networking Theory & Fundamentals. Lecture 11 April 16, 2003 Prof. Yannis A. Korilis

TCOM 501: Networking Theory & Fundamentals. Lecture 11 April 16, 2003 Prof. Yannis A. Korilis TOM 50: Networking Theory & undamentals Lecture pril 6, 2003 Prof. Yannis. Korilis 2 Topics Routing in ata Network Graph Representation of a Network Undirected Graphs Spanning Trees and Minimum Weight

More information

Lectures 8/9. 1 Overview. 2 Prelude:Routing on the Grid. 3 A couple of networks.

Lectures 8/9. 1 Overview. 2 Prelude:Routing on the Grid. 3 A couple of networks. U.C. Berkeley CS273: Parallel and Distributed Theory Lectures 8/9 Professor Satish Rao September 23,2010 Lecturer: Satish Rao Last revised October 23, 2010 Lectures 8/9 1 Overview We will give a couple

More information

Basic Communication Ops

Basic Communication Ops CS 575 Parallel Processing Lecture 5: Ch 4 (GGKK) Sanjay Rajopadhye Colorado State University Basic Communication Ops n PRAM, final thoughts n Quiz 3 n Collective Communication n Broadcast & Reduction

More information

Sorting on CUDA. Providence College. Ayushi Sinha Providence College

Sorting on CUDA. Providence College. Ayushi Sinha Providence College Providence College DigitalCommons@Providence Annual Celebration of Student Scholarship and Creativity Spring 2011 Sorting on CUDA Ayushi Sinha Providence College Follow this and additional works at: http://digitalcommons.providence.edu/student_scholarship

More information

Wormhole Routing Local Area Networks. Multicasting Protocols for High-Speed,

Wormhole Routing Local Area Networks. Multicasting Protocols for High-Speed, Multicasting Protocols for High-Speed, Wormhole Routing Local Area Networks Mario Gerla, Prasasth Palnati, Simon Walton, (University of California, Los Angeles) THE SUPERCOMPUTER SUPERNET University of

More information

TDT Appendix E Interconnection Networks

TDT Appendix E Interconnection Networks TDT 4260 Appendix E Interconnection Networks Review Advantages of a snooping coherency protocol? Disadvantages of a snooping coherency protocol? Advantages of a directory coherency protocol? Disadvantages

More information

Lecture 8 Parallel Algorithms II

Lecture 8 Parallel Algorithms II Lecture 8 Parallel Algorithms II Dr. Wilson Rivera ICOM 6025: High Performance Computing Electrical and Computer Engineering Department University of Puerto Rico Original slides from Introduction to Parallel

More information

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004 Scaling Internet Routers Using Optics Producing a 100TB/s Router Ashley Green and Brad Rosen February 16, 2004 Presentation Outline Motivation Avi s Black Box Black Box: Load Balance Switch Conclusion

More information

FB(9,3) Figure 1(a). A 4-by-4 Benes network. Figure 1(b). An FB(4, 2) network. Figure 2. An FB(27, 3) network

FB(9,3) Figure 1(a). A 4-by-4 Benes network. Figure 1(b). An FB(4, 2) network. Figure 2. An FB(27, 3) network Congestion-free Routing of Streaming Multimedia Content in BMIN-based Parallel Systems Harish Sethu Department of Electrical and Computer Engineering Drexel University Philadelphia, PA 19104, USA sethu@ece.drexel.edu

More information

Add and Remove Nodes

Add and Remove Nodes CHAPTER 12 The terms Unidirectional Path Switched Ring and UPSR may appear in Cisco literature. These terms do not refer to using Cisco ONS 15xxx products in a unidirectional path switched ring configuration.

More information

EE/CSCI 451: Parallel and Distributed Computation

EE/CSCI 451: Parallel and Distributed Computation EE/CSCI 451: Parallel and Distributed Computation Lecture #5 1/29/2017 Xuehai Qian Xuehai.qian@usc.edu http://alchem.usc.edu/portal/xuehaiq.html University of Southern California 1 From last class Outline

More information

Create Circuits and Low-Order Tunnels

Create Circuits and Low-Order Tunnels 6 CHAPTER This chapter explains how to create Cisco ONS 15454 SDH low-order circuits and tunnels, high-order circuits, Ethernet circuits, and virtual concatenated (VCAT) circuits. For additional information

More information

Parallel Systems Course: Chapter VIII. Sorting Algorithms. Kumar Chapter 9. Jan Lemeire ETRO Dept. November Parallel Sorting

Parallel Systems Course: Chapter VIII. Sorting Algorithms. Kumar Chapter 9. Jan Lemeire ETRO Dept. November Parallel Sorting Parallel Systems Course: Chapter VIII Sorting Algorithms Kumar Chapter 9 Jan Lemeire ETRO Dept. November 2014 Overview 1. Parallel sort distributed memory 2. Parallel sort shared memory 3. Sorting Networks

More information

Chapter 6 Delivery and Routing of IP Packets

Chapter 6 Delivery and Routing of IP Packets Chapter 6 Delivery and Routing of IP Packets Outline Delivery Forwarding Routing Structure of a Router Delivery v.s. Routing Delivery The way a packet is handled by the underlying networks under the control

More information

IV. PACKET SWITCH ARCHITECTURES

IV. PACKET SWITCH ARCHITECTURES IV. PACKET SWITCH ARCHITECTURES (a) General Concept - as packet arrives at switch, destination (and possibly source) field in packet header is used as index into routing tables specifying next switch in

More information

Add and Remove Nodes

Add and Remove Nodes 14 CHAPTER The terms "Unidirectional Path Switched Ring" and "UPSR" may appear in Cisco literature. These terms do not refer to using Cisco ONS 15xxx products in a unidirectional path switched ring configuration.

More information

Parallel Systems Course: Chapter VIII. Sorting Algorithms. Kumar Chapter 9. Jan Lemeire ETRO Dept. Fall Parallel Sorting

Parallel Systems Course: Chapter VIII. Sorting Algorithms. Kumar Chapter 9. Jan Lemeire ETRO Dept. Fall Parallel Sorting Parallel Systems Course: Chapter VIII Sorting Algorithms Kumar Chapter 9 Jan Lemeire ETRO Dept. Fall 2017 Overview 1. Parallel sort distributed memory 2. Parallel sort shared memory 3. Sorting Networks

More information

Topology basics. Constraints and measures. Butterfly networks.

Topology basics. Constraints and measures. Butterfly networks. EE48: Advanced Computer Organization Lecture # Interconnection Networks Architecture and Design Stanford University Topology basics. Constraints and measures. Butterfly networks. Lecture #: Monday, 7 April

More information

Computer Networks. Instructor: Niklas Carlsson

Computer Networks. Instructor: Niklas Carlsson Computer Networks Instructor: Niklas Carlsson Email: niklas.carlsson@liu.se Notes derived from Computer Networking: A Top Down Approach, by Jim Kurose and Keith Ross, Addison-Wesley. The slides are adapted

More information

CS 498 Hot Topics in High Performance Computing. Networks and Fault Tolerance. 9. Routing and Flow Control

CS 498 Hot Topics in High Performance Computing. Networks and Fault Tolerance. 9. Routing and Flow Control CS 498 Hot Topics in High Performance Computing Networks and Fault Tolerance 9. Routing and Flow Control Intro What did we learn in the last lecture Topology metrics Including minimum diameter of directed

More information

Cache Coherency and Interconnection Networks

Cache Coherency and Interconnection Networks Cache Coherency and Interconnection Networks Cluster and Grid Computing Autumn Semester (2006-2007) 7 th August 2006 Umang Jain Kumar Puspesh Pankaj Jajoo Amar Kumar Dani 03CS3004 03CS3025 03CS3024 03CS304

More information

Lecture 12: Interconnection Networks. Topics: dimension/arity, routing, deadlock, flow control

Lecture 12: Interconnection Networks. Topics: dimension/arity, routing, deadlock, flow control Lecture 12: Interconnection Networks Topics: dimension/arity, routing, deadlock, flow control 1 Interconnection Networks Recall: fully connected network, arrays/rings, meshes/tori, trees, butterflies,

More information

Different network topologies

Different network topologies Network Topology Network topology is the arrangement of the various elements of a communication network. It is the topological structure of a network and may be depicted physically or logically. Physical

More information

Card Protection. 4.1 Overview CHAPTER

Card Protection. 4.1 Overview CHAPTER CHAPTER 4 Note The terms "Unidirectional Path Switched Ring" and "UPSR" may appear in Cisco literature. These terms do not refer to using Cisco ONS 15xxx products in a unidirectional path switched ring

More information

Parallel Convex Hull using MPI. CSE633 Fall 2012 Alex Vertlieb

Parallel Convex Hull using MPI. CSE633 Fall 2012 Alex Vertlieb Parallel Convex Hull using MPI CSE633 Fall 2012 Alex Vertlieb What is a Convex Polygon? Convex Not Convex If you can draw a straight line from one point in the polygon to another and have the line exit

More information

Memory Basics. Course Outline. Introduction to Digital Logic. Copyright 2000 N. AYDIN. All rights reserved. 1. Introduction to Digital Logic.

Memory Basics. Course Outline. Introduction to Digital Logic. Copyright 2000 N. AYDIN. All rights reserved. 1. Introduction to Digital Logic. Introduction to Digital Logic Prof. Nizamettin AYDIN naydin@yildiz.edu.tr naydin@ieee.org ourse Outline. Digital omputers, Number Systems, Arithmetic Operations, Decimal, Alphanumeric, and Gray odes. inary

More information

CSCI Computer Networks

CSCI Computer Networks CSCI-1680 - Computer Networks Link Layer III: LAN & Switching Chen Avin Based partly on lecture notes by David Mazières, Phil Levis, John Jannotti, Peterson & Davie, Rodrigo Fonseca Today: Link Layer (cont.)

More information

Chapter 6. Delivery and Forwarding of IP Packets

Chapter 6. Delivery and Forwarding of IP Packets Chapter 6 Delivery and Forwarding of IP Packets TCP/IP Protocol Suite 1 Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. OBJECTIVES: To discuss the delivery of

More information

Processor. Flit Buffer. Router

Processor. Flit Buffer. Router Path-Based Multicast Communication in Wormhole-Routed Unidirectional Torus Networks D. F. Robinson, P. K. McKinley, and B. H. C. Cheng Technical Report MSU-CPS-94-56 October 1994 (Revised August 1996)

More information

Internet Architecture and Protocol

Internet Architecture and Protocol Internet Architecture and Protocol Set# 04 Wide Area Networks Delivered By: Engr Tahir Niazi Wide Area Network Basics Cover large geographical area Network of Networks WANs used to be characterized with

More information

Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano

Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano Outline Key issues to design multiprocessors Interconnection network Centralized shared-memory architectures Distributed

More information

IT114 NETWORK+ Learning Unit 1 Objectives: 1, 2 Time In-Class Time Out-Of-Class Hours 2-3. Lectures: Course Introduction and Overview

IT114 NETWORK+ Learning Unit 1 Objectives: 1, 2 Time In-Class Time Out-Of-Class Hours 2-3. Lectures: Course Introduction and Overview IT114 NETWORK+ Course Objectives Upon successful completion of this course, the student will be able to: 1. Identify the devices and elements of computer networks; 2. Diagram network models using the appropriate

More information

GIAN Course on Distributed Network Algorithms. Network Topologies and Interconnects

GIAN Course on Distributed Network Algorithms. Network Topologies and Interconnects GIAN Course on Distributed Network Algorithms Network Topologies and Interconnects Stefan Schmid @ T-Labs, 2011 The Many Faces and Flavors of Network Topologies Gnutella P2P. Social Networks. Internet.

More information

Linux System Administration

Linux System Administration IP Addressing Subnetting Objective At the conclusion of this module, the student will be able to: Describe how packets are routed from one network to another Describe the parts and classes of IPv4 address

More information

The final publication is available at

The final publication is available at Document downloaded from: http://hdl.handle.net/10251/82062 This paper must be cited as: Peñaranda Cebrián, R.; Gómez Requena, C.; Gómez Requena, ME.; López Rodríguez, PJ.; Duato Marín, JF. (2016). The

More information

EE/CSCI 451 Spring 2018 Homework 2 Assigned: February 7, 2018 Due: February 14, 2018, before 11:59 pm Total Points: 100

EE/CSCI 451 Spring 2018 Homework 2 Assigned: February 7, 2018 Due: February 14, 2018, before 11:59 pm Total Points: 100 EE/CSCI 45 Spring 08 Homework Assigned: February 7, 08 Due: February 4, 08, before :59 pm Total Points: 00 [0 points] Explain the following terms:. Diameter of a network. Bisection width of a network.

More information

Array Packing Implementation A Parallel approach. By, Abhishek Cumbakonam Desikan Rajesh Balasubramanian Ramalingam Sankaran Aswin Gokulachandran

Array Packing Implementation A Parallel approach. By, Abhishek Cumbakonam Desikan Rajesh Balasubramanian Ramalingam Sankaran Aswin Gokulachandran Array Packing Implementation A Parallel approach By, Abhishek Cumbakonam Desikan Rajesh Balasubramanian Ramalingam Sankaran Aswin Gokulachandran The Problem Given an array X, having some labelled items.

More information

EN2910A: Advanced Computer Architecture Topic 06: Supercomputers & Data Centers Prof. Sherief Reda School of Engineering Brown University

EN2910A: Advanced Computer Architecture Topic 06: Supercomputers & Data Centers Prof. Sherief Reda School of Engineering Brown University EN2910A: Advanced Computer Architecture Topic 06: Supercomputers & Data Centers Prof. Sherief Reda School of Engineering Brown University Material from: The Datacenter as a Computer: An Introduction to

More information

Fundamentals of. Parallel Computing. Sanjay Razdan. Alpha Science International Ltd. Oxford, U.K.

Fundamentals of. Parallel Computing. Sanjay Razdan. Alpha Science International Ltd. Oxford, U.K. Fundamentals of Parallel Computing Sanjay Razdan Alpha Science International Ltd. Oxford, U.K. CONTENTS Preface Acknowledgements vii ix 1. Introduction to Parallel Computing 1.1-1.37 1.1 Parallel Computing

More information

CS575 Parallel Processing

CS575 Parallel Processing CS575 Parallel Processing Lecture three: Interconnection Networks Wim Bohm, CSU Except as otherwise noted, the content of this presentation is licensed under the Creative Commons Attribution 2.5 license.

More information

238P Operating Systems, Fall Counting Semaphores. Discussed on whiteboard 30 November Slides Posted 10 December 2018

238P Operating Systems, Fall Counting Semaphores. Discussed on whiteboard 30 November Slides Posted 10 December 2018 238P Operating Systems, Fall 2018 Counting Semaphores Discussed on whiteboard 30 November 2018 Slides Posted 10 December 2018 Aftab Hussain University of California, Irvine semaphore an integer variable

More information

Lecture 3: Flow-Control

Lecture 3: Flow-Control High-Performance On-Chip Interconnects for Emerging SoCs http://tusharkrishna.ece.gatech.edu/teaching/nocs_acaces17/ ACACES Summer School 2017 Lecture 3: Flow-Control Tushar Krishna Assistant Professor

More information

Add and Remove Nodes

Add and Remove Nodes 13 CHAPTER The terms "Unidirectional Path Switched Ring" and "UPSR" may appear in Cisco literature. These terms do not refer to using Cisco ONS 15xxx products in a unidirectional path switched ring configuration.

More information

Lecture (01) Determining IP Routes (1)

Lecture (01) Determining IP Routes (1) Lecture (01) Determining IP Routes (1) By: Dr. Ahmed ElShafee ١ Dr. Ahmed ElShafee, ACU : Fall 2016, Practical App. Networks II Overview Routing is the process of determining where to send data packets

More information

EE/CSCI 451 Midterm 1

EE/CSCI 451 Midterm 1 EE/CSCI 451 Midterm 1 Spring 2018 Instructor: Xuehai Qian Friday: 02/26/2018 Problem # Topic Points Score 1 Definitions 20 2 Memory System Performance 10 3 Cache Performance 10 4 Shared Memory Programming

More information

Outline Computer Networking. Circuit Switching. Circuit Switching

Outline Computer Networking. Circuit Switching. Circuit Switching line 5-5- omputer Networking 5-6 Lecture : Virtual ircuits Peter Steenkiste ircuit switching refresher Virtual ircuits - general Why virtual circuits? How virtual circuits? -- tag switching! Two modern

More information

Algorithms and Applications

Algorithms and Applications Algorithms and Applications 1 Areas done in textbook: Sorting Algorithms Numerical Algorithms Image Processing Searching and Optimization 2 Chapter 10 Sorting Algorithms - rearranging a list of numbers

More information

More on Network Routing and Internet Protocol

More on Network Routing and Internet Protocol omputer Networks //03 More on Network Routing and Internet Protocol Kai Shen Network Routing Link state routing: ijkstra s algorithm efficient approach to calculate least cost routes all routers need complete

More information

Sorting and Selection

Sorting and Selection Sorting and Selection Introduction Divide and Conquer Merge-Sort Quick-Sort Radix-Sort Bucket-Sort 10-1 Introduction Assuming we have a sequence S storing a list of keyelement entries. The key of the element

More information

Chapter 4: Network Layer. TDTS06 Computer networks. Subnets. Subnets. Subnets. IP Addressing: introduction

Chapter 4: Network Layer. TDTS06 Computer networks. Subnets. Subnets. Subnets. IP Addressing: introduction hapter 4: Network Layer TDTS06 omputer s Lecture 6: Network layer III Routing in the Internet Jose M. Peña, jospe@ida.liu.se ID/DIT, LiU 2009-09-16 4. 1 Introduction 4.2 Virtual circuit and datagram s

More information

group 0 group 1 group 2 group 3 (1,0) (1,1) (0,0) (0,1) (1,2) (1,3) (3,0) (3,1) (3,2) (3,3) (2,2) (2,3)

group 0 group 1 group 2 group 3 (1,0) (1,1) (0,0) (0,1) (1,2) (1,3) (3,0) (3,1) (3,2) (3,3) (2,2) (2,3) BPC Permutations n The TIS-Hypercube ptoelectronic Computer Sartaj Sahni and Chih-fang Wang Department of Computer and Information Science and ngineering University of Florida Gainesville, FL 32611 fsahni,wangg@cise.u.edu

More information