Single supply logic gates with voltage translation

Transcription

1 7UPT - 7UPT - 7UPT - 7UPT8-7UPT - 7UPT7-7UPT - 7UPT - 7UPT86-7UPT87 Single supply logic gates with voltage translation Our 7UPTxx logic family provides solutions that integrate voltage level translation with a oolean function. 7UPTxx types are single. V to.6 V supply general-purpose voltage translating devices. Our 7UPTxx family is currently composed of ten logic functions including buffers, inverters and gates (ND, OR, NND, NOR, EXCLUSIVE-OR, EXCLUSIVE-NOR). Our 7UPTxx family achieves single-supply translation through the use of low-threshold and over-voltage protected inputs. The output level is always referenced to V cc which can range from. V to.6 V. For V cc =. V, input logic signals for.8 V is valid. For V cc =. V, input logic signals for.8 V and above are valid. This wide V cc range allows the interconnection between most logic level signals. m output drive provides a balance between drive current and reductions in line reflections, overshoot and undershoot. Key Features. V to.6 V supply voltage range Up and down translation possible I OFF circuitry for partial power-down operation Schmitt-trigger inputs Overvoltage tolerant inputs Up to MHz operation at. V Low static power use pplications Portable devices Industrial controllers Servers, PC & Notebooks utomotive enefits Partial power down mode support Integration of logic function with translation saves device count and PC space Footprint-compatible with existing non-translating devices vailable in smallest package for use without step-down mask (XSON)

2 Translation properties Translation (V) Input system supply (V) Output system supply (V)..8. Up Down... vailable types Type 7UPT 7UPT 7UPT 7UPT8 7UPT 7UPT7 7UPT 7UPT 7UPT86 7UPT87 -input single supply translating NND gate -input single supply translating NOR gate single supply translating inverter -input single supply translating ND gate single supply translating inverter single supply translating buffer -input single supply translating OR gate single supply translating buffer -input single supply translating X-OR gate -input single supply translating X-NOR gate Parametrics Type Range Output Drive Prop Delay (t PD ) Temperature Range Static Current (I CC ) UPTxx. -.6 V +/- m <. ns ~ C. µ (typ.) Packages Suffix Package version Package name Dimensions (L x W x H, pitch - in mm) GW SOT- TSSOP. x. x.,.6 GX SOT6 XSON.8 x.8 x.,.8 7UPTxx - Single supply logic gates with voltage translation

3 Functional diagrams 7UPT 7UPT 7UPT 7UPT8 7UPT 7UPT7 7UPT 7UPT 7UPT86 7UPT87 7UPTxx - Single supply logic gates with voltage translation

4 Overvoltage tolerant inputs 7UPTxx series has overvoltage tolerant inputs, which do not have input clamp diodes to and can be used to interface to higher-voltage systems without using external current-limiting resistors, effectively reducing OM and cost. Input characteristics These devices have input-switching thresholds lower than the typical / value of CMOS and can be used for low-to-high voltage level translation. Schmitt-trigger is included to provide hysteresis, preventing false switching and ensuring welldefined outputs when driven by slowly transitioning signals. 6 I CC (µ) 8 I CC (µ) V I (V) =. V, low threshold input V I (V) =. V, low threshold input 7UPTxx - Single supply logic gates with voltage translation

5 Output characteristics 8 I OL (m) I OH (m) - C C min 8 C min C min..... =. V, output driving LOW C C min 8 C min C min =. V, output driving HIGH Output characteristics I OL (m) I OH (m) - C C min 8 C min C min =. V, output driving LOW C C min 8 C min C min - =. V, output driving HIGH 7UPTxx - Single supply logic gates with voltage translation

6 Notes 8 Nexperia.V. ll rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: January 8 Printed: In the Netherlands nexperia.com