Lecture 14 Serial Peripheral Interface

Transcription

1 Lecture 14 Serial Peripheral Interface

2 Section Topic Where in the books Zilog PS220 "Enhanced Serial Peripheral Interface" Assorted datasheets

3

4 Synchronous Serial Buses 1-wire 2-wire 3-wire 4-wire but not in this order

5 Serial Buses Communication between components Typically short distances (at least that was the plan) like inches. Number of wires = number of SIGNAL wires Typically between integrated circuit components CPU to peripherals Power & ground not included in the counting Usually synchronous (data on one line and clock on another) Lots of variety, lots of similarity.

6 The nice thing about standards is that there are so many of them to choose from. - Andrew Tannenbaum

7 Why so many? 1,2,3,4 wire?

8 Why so many? 4-wire SPI Motorola 3-wire Maxim IC Microwire National Semiconductor 2-wire I2C Phillips Semiconductor 1-wire Dallas Semiconductor SensorPath National Semiconductor UNI/O - Microchip

9 SPI (4 wire) Serial Peripheral Interface 4 wires (really for each device) Low Cost Simple Intended for CPU to Peripheral communication and control. Defined by Motorola.

10 SPI Specification The Specification is hidden inside the HC08 microcontroller data sheets Motorola Semiconductor is now Freescale Semiconductor. Defines 4 signals

11 Master/Slave Since SPI is intended for CPU to control peripherals The CPU is the master (controller) Any peripheral is the slave (controlled)

12 SPI Signals SCLK Serial Clock MISO Master In, Slave Out MOSI Master Out, Slave In SS Slave Select Based on shifting data between 2 shift registers.

13 Whats a shift register?

14 Shift Register A cascade of flip flops sharing the same clock. The output of any one but the last flip-flop connected to the input of the next one in the chain. Resulting in a circuit that shifts by one position the one-dimensional "bit array" stored in it.

15 SPI Signals Swap 2 bytes, 1 bit at a time using the BRG as our serial clock.

16 Multiple chips can be connected to the master. Individual SS wires are necessary to select the one we want to talk to.

17 SPI Modes 4 timing modes Based on clock polarity and clock phase.

18

19

20 Timing It is common to see a reference to the SPI mode as CKPOL = 0, PHASE = 0 This is by far the most common SPI transfer.

21 SPI data While the signalling is SPI, the data: Is device specific Some need a single byte Some need multiple bytes Reads follow writes A dummy write is necessary to initiate a read.

22 What? A dummy write is necessary to initiate a read. Why?

23 To read THIS data we need to write something (anything) to shift the slave data to the master.

24 What if I only have one SS pin?

25 SPI Devices IO Expanders Clocks Temperature Sensors Non-volatile memory... lots of things.

26

27 ESPI on the ZNEO Enhanced Serial Peripheral Interface

28 ESPI The Enhanced Serial Peripheral Interface (SPI) is a synchronous interface allowing several SPI-type devices to be interconnected. SPI-compatible devices include EEPROMs, Analog-to-Digital Converters, and ISDN devices. Features of the SPI include: Full-duplex, synchronous, character-oriented communication Four-wire interface Data transfers rates up to a maximum of one-fourth the system clock frequency Error detection Write and mode collision detection Dedicated Baud Rate Generator

29 ESPI Pins PC2 PC3 PC4 PC5 - /SS SCK MOSI MISO

30 ESPI Block Diagram

31 What was that thing we could do to access multiple SPI devices with only ONE /SS pin?

32

33

34 ESPI Several Modes Master controller of a single device Master controller of multiple devices Slave Device (to some other CPU)

35 Why would you want the ZNEO to be an SPI slave device?

36 ESPI Registers ESPIDATA Byte to be transmitted or byte received ESPITDCR Transmit Data Command Register ESPICTL Configuration register ESPISTAT Status Register ESPISTATE State register ESPIMODE More configuration ESPIBRH/L Baud Rate

37 ESPIDATA

38 ESPICTL

39

40

41 SPISTAT

42

43 SPIMODE

44 SPIBRH,L

45 Z16 Recipe Z16 SPI Master Recipe 1. Configure SPI pins (alternate function) 2. Configure ESPISTL (phase, pol, etc) 3. Configure ESPIMODE (ssio, etc) 4. Set ESPI BRG 5. Write the spi_read functions ** (** = non-trivial) 6. Write the spi_write functions ** 7. Write device specific functions 8. Configure interrupts if desired 9. Write Interrupt Service Routine, set vector 10. Configure SPI to generate interrupts (set DIRQE bit of ESPICTL) 10. Enable interrupts (EI) 11. Enable SPI (set bit 0 of SPICTL)

46 SPI Details Data read/written is device specific.

47 DS1722 This is on the ZNEO developer board

48 What is a DS1722? Use your mad Google skillz...

49

50 DS1722 Get the datasheet!

51

52 Note If CE is active HIGH and /SS = active LOW What do we do? How do we use this?

53 Note CE = active HIGH /SS = active LOW Use the SSPO bit of the ESPIMODE register to control this.

54

55

56 DS1722 Error

57 3-wire

58 3-Wire/Microwire The MICROWIRE protocol is essentially a subset of the SPI interface, specifically CPOL = 0 and CPHA = 0. The Maxim 3-wire interface is found on some ICs from Maxim. The data flow to and from the device is multiplexed on one pin (DQ) while SPI needs two separate signals (MOSI, MISO).

59 ESPI Example Read from the DS1722 SPI Temperature sensor Example_ SpiDs1722

60 SPI Serial Peripheral Interface Synchronous 3+1 wires Master/Slave relationship Data exchange of Shift-registers