Application Note AC316. High-Volume Flash Programming Guidelines
|
|
|
- Asher Davidson
- 5 years ago
- Views:
Transcription
1 Application Note AC316 High-Volume Flash Programming Guidelines April 2005
2 Table of Contents Introduction Programmer Calibration Insertion Limits Collection of Programming Statistics Programming Failure Diagnostic Requirements Recommended Programming Flow and Failure Escalation High-Volume Flash Programming Guidelines
3 Introduction These programming guidelines are for high-volume Flash programming customers and programming houses (PH). The intention is to set up a standard for volume programming. 1. Programmer Calibration Keep a record of all programmers and set up the calibration schedule accordingly. To verify if a programmer is within calibration, refer to the Silicon Sculptor Programmer Calibration Verification Procedure located at If you need a temporary replacement programmer while doing programmer calibration, contact your local Actel sales representative or distributor to acquire a loaner programmer. NOTE: The loaner programmer is meant to be a temporary replacement. You should plan to complete your own programmer calibration within a month, the maximum loaner period allowed. 2. Insertion Limits Every programming adaptor module/socket has a specified number of insertions. Socket manufacturers guaranty the correct functionality of their product under the specified insertion limits. To learn more about the insertion limitation of each adaptor type, refer to Follow the insertion limits below and monitor all their adaptors. Once the limit is reached, replace the old adaptors with new ones. To learn the current insertion time of the socket: 1. Insert the socket module on the programmer. 2. Select Tools (windows version) or Info (DOS version) in the Silicon Sculptor software. 3. Go to SocketModCount. 4. Select the programmer site. For Silicon Sculptor II (SSII), 1 is the only option available. 5. Click Enter, and the following two numbers appear: a. Total number of insertions on the socket module This is the total number of device insertions on this adaptor module, including all sockets used in this module. b. Number of insertions since last reset This number is the device insertion time for the current socket used in the adaptor module. It is meant to be reset when the actual socket on the module is changed. This number is critical and should be no more than the socket maximum allowable insertion limits. High-Volume Flash Programming Guidelines 3
4 3. Collection of Programming Statistics To continuously improve programming procedures, Actel compiles and analyzes programming statics from both high-volume Flash programming customers and programming houses. For this reason, Actel requests that you maintain the following records so you can submit them to Actel on a quarterly basis: Device type (device name/package, date code, lot code) Programming quantity per month for the past quarter Failure rate for a particular device type in total for the past quarter Failure rate for a particular device type of a particular design for the past quarter 4. Programming Failure Diagnostic Requirements The programming log file records all activity in each programming session, including the error messages when there is a programming failure. For 6X / Silicon Sculptor I / Silicon Sculptor II, the log file is located in C:\BP\DATALOG. For FlashPro / FlashPro Lite, save the log file from the FlashPro software, File > Save Log. Programming failure checklist-flash 5. Recommended Programming Flow and Failure Escalation Flash devices are reprogrammable. Therefore, if there is a programming failure on the first trial at the your site, the following steps are recommended. 4 High-Volume Flash Programming Guidelines
5 6X / Silicon Sculptor I / Silicon Sculptor II Non-In System Programming (ISP) If you have a programming failure with performing non-isp, follow the steps listed in Figure First time programming failed 20. Program second time. Did it pass? 30. Open the socket. Take out the device and reinsert it. Make sure the orientation is correct. Yes 40. Try to program the device again. Yes 50. Did programming pass? No 120. Put the device back in the production flow. 60. Was the programming done by 6X or Silicon Sculptor II? Silicon Sculptor II 6X 70. Reprogram the device with Silicon Sculptor II 90. Record the error message. Yes 80. Did programming pass? No 100. Accumulate the failed units in a separate area Report to Actel immeidately if the failure rate is >0.5%. Report to Acte quarterly if the failure rate is <0.5%. Figure 1: Flash Device Multi-Step Programming Procedure and Failure Escalation High-Volume Flash Programming Guidelines 5
6 FlashPro / FlashPro Lite / Silicon Sculptor II ISP When a programming failure is experienced during ISP, Actel recommends program the device again. If the device continues to fail programming, then the error message and log file should be documented in addition to completing the checklist below. Failure Mode 1. Did the programming failure occur during programming or verification? 2. Is the failure mechanism consistent during successive programming attempts? Programming Setup 1. What kind of programming header is used on the target board? a. Actel recommended b. Customized c. No header is on the board; just vias are on the board. 2. What kind of programming cable is used? a. Actel recommended b. Customized cable c. Customized discrete flying wires 3. What is the length of the cable/flying wires? 4. Is there a header converter used in the setup? a. Actel recommended b. Customized 5. Are there bypass Caps on the target board for ProASIC PLUS V PP and V PN pins? a. Type and size of Caps b. Distance from Caps to the V PP and V PN pins 6. If a header converter is used, are there bypass Caps on the header converter board for V PP and V PN connections? 7. Are there multiple USB devices, including the programmer connecting to the PC through the USB hub? a. What USB standard is used? b. What type of USB hub is used? 8. Keep at least two boards wit hthe failed units on them and wait for further instructions from Actel for additional analysis. Report all programming failure issues for Actel devices to Actel Technical Support. Actel Technical Support Hotline Technical Support (800) International (650) Submit new cases to tech@actel.com. 6 High-Volume Flash Programming Guidelines
7 For more information, visit our website at Actel Corporation 2061 Stierlin Court Mountain View, CA USA Phone Fax Actel Europe Ltd. Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom Phone +44 (0) Fax +44 (0) Actel Japan Actel Hong Kong EXOS Ebisu Building 4F Room 2107, China Ebisu Shibuya-ku Resources Building Tokyo 150 Japan 26 Harbour Road Phone Wanchai, Hong Kong Fax Phone Fax Actel Corporation. All rights reserved. Actel and the Actel logo are trademarks of Actel Corporation. All other brand or product names are the property of their respective owners /4.05
Live at Power-Up. Key Actel Benefits. The Time it Takes an. FPGA to Power Up has a. Significant Impact on. Effective System Design
The Time it Takes an FPGA to Power Up has a Significant Impact on Effective System Design and the Total System Cost Key Actel Benefits Level 0, Best in Class, Live at Power-Up (LAPU) Support Operational
ProASIC to SX-A PQ208 Prototyping Adapter Board. User Document for P/N SI-SXA-APAPQ208-A-KIT
ProASIC to SX-A PQ208 Prototyping Adapter Board User Document for P/N SI-SXA-APAPQ208-A-KIT December 2003 Introduction The SI-SXA-APAPQ208 adapter board is a prototyping tool that maps the footprint of
Recommendations for Programming Actel RTSX-S, RTSX-SU, and SX-A
Application Note AC255 Recommendations for Programming Actel RTSX-S, RTSX-SU, and SX-A Introduction This technical brief provides programming information and answers common questions regarding the programming
Silicon Sculptor Quick Reference Card
Silicon Sculptor Quick Reference Card Introduction Thank you for purchasing Actel s Silicon Sculptor programming system. This system enables field programming of Actel FPGAs for proof of concept up to
SmartDesign MSS. Embedded FlashROM (efrom) Configuration
SmartDesign MSS Embedded FlashROM (efrom) Configuration Libero IDE Software Table of Contents Configuring Memory Regions........................................................ 3 Creating a Region..........................................................................
CoreAHB. Contents. Product Summary. General Description. Intended Use. Key Features. Benefits. Supported Device Families
Product Summary Intended Use Provides an AHB Bus Fabric and Is Intended for Use in an AMBA Subsystem where Multiple AHB Masters are Present Key Features Supplied in SysBASIC Core Bundle Implements a Multi-Master
ProASIC3/E FlashROM (FROM)
Application Note Introduction The ProASIC3/E families of Flash FPGAs offer enhanced performance, density, and features over ProASIC PLUS FPGAs. The ProASIC3/E devices also provide a secure, low-power,
CoreSDLC v3.0 Release Notes
CoreSDLC v3.0 Release Notes This is the production release for CoreSDLC. These release notes describe the features and enhancements. They also contain information about system requirements, supported families,
SmartDesign MSS. Cortex TM -M3 Configuration
SmartDesign MSS Cortex TM -M3 Configuration Libero IDE Software Table of Contents Configuration Options.............................................................. 3 Configuration Options.......................................................................
Using ProASIC PLUS RAM as Multipliers
Application Note AC219 Introduction Multiplication is one of the more area-intensive functions in FPGAs. Traditional multiplication techniques use the digital equivalent of longhand multiplication. These
Using ProASIC3/E RAM as Multipliers
Application Note Using ProASIC3/E RAM as Multipliers Introduction Multiplication is one of the more area intensive functions in FPGAs. Traditional multiplication techniques use the digital equivalent of
Fusion Power Sequencing and Ramp-Rate Control
Application Note AC285 Fusion Power Sequencing and Ramp-Rate Control Introduction As process geometries shrink, many devices require multiple power supplies. Device cores tend to run at lower voltages
Using DDR for Fusion Devices
Application Note Using DDR for Fusion Devices Introduction The I/Os on the Fusion device families support Double Data Rate (DDR) mode. In this mode, new data is present on every transition (or clock edge)
SmartGen Hard Multiplier Accumulator v1.0. Handbook
SmartGen Hard Multiplier Accumulator v1.0 Handbook Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 502-00-171-0
I/O Features in Axcelerator Family Devices
I/O Features in Axcelerator Family Devices Application Note AC249 Introduction and Feature Summary The Axcelerator family offers I/O features to support a very wide variety of user designs. An outline
Actel BSDL Files Format Description
Application Note Actel BSDL Files Format Description BSDL is a standard data format (a subset of VHDL) that describes the implementation of JTAG (IEEE 1149.1) in a device. BSDL was approved as IEEE Standard
ProASIC PLUS Timing Closure in Libero IDE v5.2
Application Note AC205 ProASIC PLUS Timing Closure in Libero IDE v5.2 Introduction This application note discusses the new ProASIC PLUS timing-driven place-and-route (TDPR) flow introduced in Libero Integrated
ProASIC PLUS FPGA Family
ProASIC PLUS FPGA Family Key Features Reprogrammable /Nonvolatile Flash Technology Low Power Secure Single Chip/Live at Power Up 1M Equivalent System Gates Cost Effective ASIC Alternative ASIC Design Flow
SmartFusion. Dedicated Fabric Clock Conditioning Circuit with PLL Integration
SmartFusion Dedicated Fabric Clock Conditioning Circuit with PLL Integration Libero IDE Software Table of Contents 1 Configuration Options...............................................................
The Advantages of the 32-Bit Cortex-M1 Processor in Actel FPGAs. White Paper
The Advantages of the 32-Bit Cortex-M1 Processor in Actel FPGAs White Paper May 2007 Table of Contents Introduction...................................................................... 3 An Industry-Standard
Adding Custom Peripherals to the AMBA Host and Peripheral Buses
Application Note AC301 Adding Custom Peripherals to the AMBA Host and Peripheral Buses Introduction The Actel CoreMP7 microprocessor is a soft-core implementation of the industry-standard ARM7TDMI-S and
Maximizing Logic Utilization in ex, SX, SX-A, and Axcelerator FPGA Devices Using CC Macros
Application Note AC201 Maximizing Logic Utilization in ex, SX, SX-A, and Axcelerator FPGA Devices Using CC Macros Introduction Typically, designers use logic optimization techniques to minimize logic resources,
Using Synopsys Design Constraints (SDC) with Designer
Technical Brief Using Synopsys Design Constraints (SDC) with Designer This technical brief describes the commands and provides usage examples of Synopsys Design Constraints (SDC) format with Actel s Designer
Design Migration from the RT54SX32 to the RT54SX32S Device
Application Note AC149 Design Migration from the RT54SX32 to the RT54SX32S Device Actel s RT54SX-S family of FPGAs is designed specifically for space applications. Although architecturally related to the
SmartDesign MSS. ACE Simulation
SmartDesign MSS ACE Simulation Libero IDE Software Table of Contents Introduction...................................................................... 3 1 Creating the Design................................................................
Axcelerator Family FPGAs
Product Brief Axcelerator Family FPGAs u e Leading-Edge Performance 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded s 700 Mb/s LVDS Capable I/Os Specifications Up to
VHDL VITAL. Simulation Guide
VHDL VITAL Simulation Guide Actel Corporation, Mountain View, CA 94043 2004 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579006-9/10.04 Release: October
Simulating SEU Events in EDAC RAM
Application Note AC304 Introduction The Actel RTAX-S Field Programmable Gate Array (FPGA) provides embedded user static RAM in addition to single-event-upset (SEU)-enhanced logic, including embedded triple-module
Real-Time Calendar Applications in Actel Fusion Devices
Application Note AC271 Real-Time Calendar Applications in Actel Fusion Devices Introduction The Actel Fusion Programmable System Chip is the world's first mixed-signal FPGA, integrating configurable analog,
Ceramic Column Grid Array
Application Note AC190 Ceramic Column Grid Array Introduction Ceramic Column Grid Array (CCGA) packages are becoming increasingly popular as an alternative to Ceramic Ball Grid Array (CBGA) packages for
Innoveda eproduct Designer. Interface Guide
Innoveda eproduct Designer Interface Guide Actel Corporation, Mountain View, CA 94043 2006 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579030-4 Release:
PinEditor (non-mvn) v6.3 User s Guide
PinEditor (non-mvn) v6.3 User s Guide Actel Corporation, Mountain View, CA 94043 2005 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5-02-9119-8 Release: September
CoreSPI v3.0. Handbook
CoreSPI v3.0 Handbook Actel Corporation, Mountain View, CA 94043 2008 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 51700089-1 Release: January 2008 No part
Power-Up/Down of Fusion FPGAs
Application Note AC282 Power-Up/Down of Fusion FPGAs Introduction The Actel Fusion Programmable System Chip (PSC) satisfies the demand from system architects for a device that simplifies design and unleashes
Axcelerator Family Memory Blocks
Application Note AC164 Axcelerator Family Memory Blocks Introduction As FPGA applications become more complex, designers expectations of FPGA capabilities grow, making embedded memory blocks more and more
AT17A Series FPGA Configuration EEPROM Memory. Application Note. FPGAs. AT17A Series Conversions from Altera FPGA Serial Configuration Memories
ATA Series Conversions from Altera FPGA Serial Configuration Memories Introduction The Atmel ATA FPGA Configuration EEPROM () is a serial memory that can be used to load SRAM based FPGAs. This application
RAM Initialization and ROM Emulation in ProASIC PLUS Devices
Application Note RAM Initialization and ROM Emulation in ProASIC PLUS Devices Introduction ProASIC PLUS FPGAs are reprogrammable and live at power-up and therefore offer a single-chip solution for programmable
Preparations. Creating a New Project
AVR030: Getting Started with C for AVR Features How to Open a New Project Description of Option Settings Linker Command File Examples Writing and Compiling the C Code How to Load the Executable File Into
Actel FlashPro v3.3. User s Guide. Windows
Actel FlashPro v3.3 User s Guide Windows Actel Corporation, Mountain View, CA 94043-4655 2004 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5029138-9 Release:
Parallel EEPROM Die Products. Die Products. Features. Description. Testing
Features High Performance CMOS Technology Low Power Dissipation - Active and Standby Hardware and Software Data Protection Features DATA Polling for End of Write Detection High Reliability Endurance: 10
When is Data Susceptible to Corruption
Parallel EEPROM Data Protection Advantages of EEPROMs EEPROMs provide the memory solution wherever reprogrammable, nonvolatile memory is required. They are easy to use, requiring little or no support hardware
Atmel-Synario CPLD/PLD Design Software ATDS1100PC ATDS1120PC ATDS1130PC ATDS1140PC. Features. Description
Features Comprehensive CPLD/PLD Design Environment User-friendly Microsoft Windows Interface (Win 95, Win 98, Win NT) Powerful Project Navigator Utilizes Intelligent Device Fitters for Automatic Logic
Floorplanning ProASIC /ProASIC PLUS Devices for Increased Performance
Application Note AC192 Floorplanning ProASIC /ProASIC PLUS Devices for Increased Performance Introduction to Floorplanning This application note provides tips and techniques for floorplanning ProASIC and
Minimizing Single Event Upset Effects Using Synplicity
v3.0 9-2-98 Minimizing Single Event Upset Effects Using Synplicity Application Note This application note gives an overview of some single event upset (SEU) resistant design techniques and describes how
ProASIC3/E SRAM/FIFO Blocks
Application Note ProASIC3/E SRAM/FIFO Blocks Introduction As design complexity grows, greater demands are placed upon an FPGA's embedded memory. Actel ProASIC3/E devices provide the flexibility of true
Programming and Functional Failure Guidelines
Programming and Functional Failure Guidelines September 2012 Table of Contents Commercial and Standard Military Products... 1 Activator 2, Activator 2S Device Support... 3 Silicon Sculptor Device Support...
Radiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs
Advance v0.2 Radiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs with Flash*Freeze Technology Features and Benefits MIL-STD-883 Class B Qualified Packaging Ceramic Column Grid Array with Six
OrCAD Support for Atmel PLDs. Application Note. OrCAD Support for Atmel PLDs. Overview
OrCAD Support for Atmel PLDs Atmel Device Support for OrCAD PLD 386+ ATV750/ATV750B Device Family ATV2500/ATV2500B Device Family For ATF1500 Support Please Contact Atmel PLD Applications For 16V8, 20V8,
Adobe Acrobat Weblink Plug-in
Adobe Acrobat Weblink Plug-in This online guide contains all the information you need to use the Adobe Acrobat Weblink plug-in with Acrobat Reader and Acrobat Exchange. Click one of the following topics
Designing a Core429-to-Host Processor System
Application Note AC224 Designing a Core429-to-Host Processor System Introduction Bus interfaces such as ARINC 429 (Core429), MIL-STD-1553 (Core1553), and Ethernet-MAC (Core10/100) are used in systems in
Using ProASIC PLUS Clock Conditioning Circuits
Application Note AC306 Using ProASIC PLUS Clock Conditioning Circuits Introduction ProASIC PLUS devices include two clock conditioning circuits on opposite sides of the die. Each clock conditioning circuit
Product Description. Application Note. AVR360: XmodemCRC Receive Utility for the AVR. Features. Theory of Operation. Introduction
AVR360: XmodemCRC Receive Utility for the AVR Features Programmable Baud Rate Half Duplex 128 Byte Data Packets CRC Data Verification Framing Error Detection Overrun Detection Less than 1k Bytes of Code
Secure Microcontrollers for Smart Cards. AT90SC Summary
Features High-performance, Low-power 8-bit AVR RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution Up to 64K Bytes Flash Program Memory Endurance: 10K Write/Erase Cycles Up to
AVR32917: picopower Board getting started. 32-bit Microcontrollers. Application Note. Preliminary. Features. 1 Introduction
AVR32917: picopower Board getting started Features Introduction to the picopower Board Includes the evaluation demo application 1 Introduction Atmel 's picopower technology provides power saving modes
Developing AFDX Solutions
Application Note AC221 Developing AFDX Solutions Introduction As the complexity of avionics systems has grown, for both flight-critical items and passenger entertainment, so has the need for increased
Interrupt Controlled UART
AVR306 Design Note: Using the AVR UART in C Features Setup and Use the AVR UART Code Examples for Polled and Interrupt Controlled UART Compact Code C-Code Included for AT90S8515 Description This application
AVR1922: Xplain Board Controller Firmware 8-bit Microcontrollers Application Note Features 1 Introduction
AVR1922: Xplain Board Controller Firmware Features USB interface - Mass-storage to on-board DataFlash memory Atmel AVR XMEGA TM reset control 1 Introduction The Xplain board controller, an AT90USB1287,
PePWave Mesh Connector User Manual
PePWave Mesh Connector User Manual Document Rev. 1.0 Jun-07 COPYRIGHT & TRADEMARKS Specifications are subject to change without notice. Copyright 1999-2007 PePWave Ltd. All Rights Reserved. PePWave and
Ayla API Browser Quick Start Guide
User Guide Ayla API Browser Quick Start Guide Version: 1.0 Date Released: January 25, 2018 Document Number: AY006UAB3-1 Copyright Statement 2018 Ayla Networks, Inc. All rights reserved. Do not make printed
5M bytes free disk space Available parallel printer port
The ATF1500AS Product Family ISP Board Atmel offers two options for customers that want to implement In-System Programming (ISP). The Atmel ISP kit is useful for customers that want to implement ISP in
FPGAs for Space Applications
FPGAs for Space Applications Key Features Total Dose Capabilities Up to 1 Mrad Latch-Up Immune New Hardened SEU Latch Good to 74 LET th Device Capacities from 4,000 to 72,000 Available Gates Highly Reliable,
For S1C63 Family Flash microcontroller Multiple-Programming ROM Writer Software (GW63)
For S1C63 Family Flash microcontroller Multiple-Programming ROM Writer Software (GW63) Rev.1.0 Evaluation board/kit and Development tool important notice 1. This evaluation board/kit or development tool
PG-FP6 Flash Memory Programmer for Renesas MCUs with Flash Memory
[Notification] Transfer is Easy from PG-FP5 to PG-FP6! PG-FP6 Flash Memory Programmer for Renesas MCUs with Flash Memory Outline R20TS0315EJ0100 Rev.1.00 The PG-FP5 flash memory programmer, which is widely
Operating Guide. EPIA-P820 Mainboard
Operating Guide EPIA-P820 Mainboard Table of Contents Table of Contents... i VIA EPIA-P820 Overview... 2 Layout Diagrams... 3 EPIA-P820 (top and bottom views)... 3 VIA EPIA-P820 Specifications... 4 VIA
Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.
To all our customers Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and
S1V30080 Series I2C Interface Sample Program Specifications
S1V30080 Series I2C Interface Sample Program Specifications Rev.1.00 NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko
DOC-on-PCMCIA Evaluation Board
DOC-on-PCMCIA Evaluation Board User Manual AUGUST 2003 91-UM-0803-00 DOCUMENT CONTROL INFORMATION DCO No.: Title Name Date Issued by: Product Management Engineer Liran Lanir August 1, 2003 2 User Manual
a Serial Peripheral Interace (SPI). Embedded RISC Microcontroller Core Peripheral
Features Full-duplex, 3-wire Synchronous Data Transfer Master or Slave Operation Maximum Bit Frequency of f CLOCK /4 (in M-bits/second) LSB First or MSB First Data Transfer Four Programmable Bit Rates
2-wire Serial EEPROM AT24C512. Preliminary. 2-Wire Serial EEPROM 512K (65,536 x 8) Features. Description. Pin Configurations.
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 1.8 (V CC = 1.8V to 3.6V) Internally Organized 65,536 x 8 2-wire Serial Interface Schmitt Triggers,
Operating Guide. EPIA-P720 Mainboard
Operating Guide EPIA-P720 Mainboard Table of Contents Table of Contents... i VIA EPIA-P720 Overview... 2 Layout Diagrams... 3 EPIA-P720 (top and bottom views)... 3 VIA EPIA-P720 Specifications... 4 VIA
Service Parts Diagrams. For Model: UF75-SB600. UF75w-SB600
Service Parts Diagrams UF75-SB600 For Model: UF75w-SB600 Service Parts Diagrams Revision History Revision 1 - May, 2011 New document Revision 2 - July, 2011 Add FRU-UF75-PJR, FRU-UF75w-PJR, 20-01551-20
2-wire Serial EEPROM AT24C01A AT24C02 AT24C04 AT24C08 AT24C16
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128 x 8 (1K), 256 x 8 (2K),
1 IBM-compatible PC running Windows 98, 2000 or XP, and one Network Interface Card (NIC) with TCP/IP communication protocol enabled
Connecting to a RadioRA System via a Local Area Network Overview APPLICATION NOTE # 127 Home networks have become increasingly popular, often times providing connection to a Local Area Netwok (LAN) from
8-bit Microcontroller. Application Note. AVR134: Real-Time Clock (RTC) using the Asynchronous Timer. Features. Theory of Operation.
: Real-Time Clock (RTC) using the Asynchronous Timer Features Real-Time Clock with Very Low Power Consumption (4µA @ 3.3V) Very Low Cost Solution Adjustable Prescaler to Adjust Precision Counts Time, Date,
Silicon Sculptor Software v4.7 for Silicon Sculptor II and Silicon Sculptor 3. Programmers User s Guide
Silicon Sculptor Software v4.7 for Silicon Sculptor II and Silicon Sculptor 3 Programmers User s Guide Actel Corporation, Mountain View, CA 94043 2008 Actel Corporation. All rights reserved. Printed in
Materials. Specification Operating temperature range. 55 C to +105 C Current rating
PC BOARD CONNECTORS 700 SERIES Features The 700 series connector has a superior ejector with a unique flexible latch. Terminals are palladium plated and have an excellent cost performance ratio. The solder
EPROM. Application Note CMOS EPROM. Interfacing Atmel LV/BV EPROMs on a Mixed 3-Volt/5- Volt Data Bus
Interfacing Atmel LV/BV EPROMs on a Mixed 3-volt/5-volt Data Bus Introduction Interfacing Atmel Corporation s low voltage (LV/BV) EPROMs on a common data bus with standard 5-volt devices can be achieved
design cycle involving simulation, synthesis
HDLPlanner : Design Development Environment for HDL-based FPGA Designs Abstract Rapid prototyping of designs using FPGAs requires HDL-based design entry which leverages upon highly parameterized components
AT45DB Megabit 2.7-Volt Only Serial DataFlash AT45DB041. Features. Description. Pin Configurations
Features Single 2.7V - 3.6V Supply Serial Interface Architecture Page Program Operation Single Cycle Reprogram (Erase and Program) 2048 Pages (264 Bytes/Page) Main Memory Two 264-Byte Data Buffers - Allows
Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.
To all our customers Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and
4-Port Intelligent KVM Switch SERVIS FS-1004MT Series NC14004-B042 R
-Port Intelligent Switch SERVIS FS-100MT Series NC100-B02 R SERVIS has the answer to realizing more reliability, availiability, and seviceability, saving space and cutting costs in your network or server
256K (32K x 8) 3-volt Only Flash Memory
Features Single Supply Voltage, Range 3V to 3.6V 3-Volt Only Read and Write Operation Software Protected Programming Low Power Dissipation 15 ma Active Current 40 µa CMOS Standby Current Fast Read Access
Optically-Isolated Multilink BDM Interface for the S08/S12 Microcontrollers by Michael A. Steffen
Freescale Semiconductor Application Note AN3589 Rev. 0, 02/2008 Optically-Isolated Multilink BDM Interface for the S08/S12 Microcontrollers by Michael A. Steffen 1 Introduction This application note explains
DDR-3 DIMM Vertical Mount Socket
Not for New Designs DDR-3 DIMM Vertical Mount Socket FCN-07 Series FEATURES DDR-3: 240pin DIMM socket connector (press-fit or through hole type) Fujitsu original unique structure for twin contact points
Battery-Voltage. 16K (2K x 8) Parallel EEPROMs AT28BV16. Features. Description. Pin Configurations
Features 2.7 to 3.6V Supply Full Read and Write Operation Low Power Dissipation 8 ma Active Current 50 µa CMOS Standby Current Read Access Time - 250 ns Byte Write - 3 ms Direct Microprocessor Control
Using Actel s A54SX08A FPGA to Interface a PowerQUICC Microprocessor to a MUSIC-IC LANCAM
Application Note AC148 Using Actel s A54SX08A FPGA to Interface a PowerUICC Microprocessor to a MUSIC-IC LANCAM Introduction Content Addressable Memory (CAM) is a special memory designed to accelerate
Service Parts Diagrams. For Model: UF70-SB600. UF70w-SB600
Service Parts Diagrams UF70-SB600 For Model: UF70w-SB600 Service Parts Diagrams Revision History Revision 1 - August, 2013 New document Standard Warranty Terms The projector and extended control panel
Product Catalog May 2009
Product Catalog May 2009 Now, more than ever, power matters. Whether you re designing at the board or system level, Actel s low-power and mixed-signal FPGAs are your best choice. The unique, flash-based
3-wire Serial EEPROMs AT93C46 AT93C56 AT93C57 AT93C66
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) User-selectable Internal Organization 1K: 128
AT89ISP Programmer Cable Introduction AT89ISP Programmer Cable Parallel Port Settings Application Note AT89ISP Software AT89ISP Cable polarized
AT89ISP Programmer Cable 1. Introduction This application note describes the Atmel AT89ISP cable interface. This in-system programmer cable communicates serially with Atmel's AT89S/AT89LP microcontrollers
AVR based 125kHz RFID Evaluation Kit (Re)Programming Guide ATA2270-EK1. Overview. Fuse Settings: ISP Programming
Overview Atmel encourages the use of this kit to develop a prototype platform for evaluation of the intended application. The source code is included in the CD with the kit, but for the latest revision
S1R72U16 Development Support Manual
S1R72U16 Development Support Manual Rev.2.00 NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves
8-Megabit 5-volt Only Serial DataFlash AT45D081. Features. Description
Features Single 4.5V - 5.5V Supply Serial Interface Architecture Page Program Operation Single Cycle Reprogram (Erase and Program) 4096 Pages (264 Bytes/Page) Main Memory Two 264-Byte SRAM Data Buffers
8-Port Intelligent KVM Switch SERVIS FS-1008MT Series NC14004-B082 R
8-Port Intelligent Switch SERVIS FS-1008MT Series NC14004-B082 R SERVIS has the answer to realizing more reliability, availiability, and seviceability, saving space and cutting costs in your network or
PAS08QF80 User s Manual
PAS08QF80 User s Manual HC(S)08 Programming Adapter PAS08QF80UM Revision 0., June 00 User s Manual PAS08QF80 HC(S)08 Programming Adapter PAS08QF80 Quick Start Guide The PAS08QF80 is a low-cost universal
MAX II CPLD Applications Brochure
MAX II CPLD Applications Brochure Whether designing for communications, consumer, computing, or industrial applications, MAX II devices offer the features designers need when developing control path applications
Service Parts Diagrams. For Model: UF75-SB600. UF75w-SB600
Service Parts Diagrams UF75-SB600 For Model: UF75w-SB600 Service Parts Diagrams Revision History Revision 1 - May, 2011 New document Revision 2 - July, 2011 Add FRU-UF75-PJR, FRU-UF75w-PJR, 20-01551-20
Getting Started. Version: 5.0. Date Released: September 27, Document Number: AY006AIO2-5
Getting Started Version: 5.0 Date Released: September 27, 2017 Document Number: AY006AIO2-5 2017 Ayla Networks, Inc. All rights reserved. Do not make printed or electronic copies of this document, or parts
Operating Guide VB8003 Mainboard
Operating Guide VB8003 Mainboard March 30, 2018 Version 1.02 Table of Contents Table of Contents... i VIA VB8003 Overview... 1 VIA VB8003 Layout (top view)... 2 VIA VB8003 Layout (side view)... 3 VIA VB8003
S1V3G340 Development Reference Guide
S1V3G340 Rev.1.00 NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes