Design Migration from the RT54SX32 to the RT54SX32S Device
|
|
|
- Frank Harris
- 5 years ago
- Views:
Transcription
1 Application Note AC149 Design Migration from the RT54SX32 to the RT54SX32S Device Actel s RT54SX-S family of FPGAs is designed specifically for space applications. Although architecturally related to the earlier radtolerant RT54SX family, there are a few differences. This technical brief is intended to help designers move existing designs from the RT54SX32 device to the new RT54SX32S device. The following are restrictions and specific requirements to consider when moving a design to RT54SX32S include: Architectural Differences Design Flows Timing Power Supplies Packages Architectural Differences Two primary differences between the RT54SX-S family and the older RT54SX family are: The RT54SX-S part implements special radiation-tolerant flip-flops. These SEU-hardened structures eliminate the need for TMR flip-flop designs implemented in HDL. The RT54SX-S device supports a wider range of I/O voltage standards. These are indicated in Table 1. Table 1 I/O Standard Support I/O Standard RT54SX RT54SX-S 3.3V LVTTL Yes Yes 5.0V TTL Yes Yes 3.3V PCI No Yes 5.0V PCI No Yes 5.0V CMOS No Yes For design migration to RT54SX-S, the RT54SX user should choose the 3.3V/2.5V (V CCI /V CCA ) option in the RT54SX-S Device Selector Wizard in Actel Designer Series software. The input buffer trip point and the corresponding output buffer drive types are selectable on a pin-by-pin basis. However, mixed output drive voltages (i.e., 3.3V and 5.0V) are not available on the same device. For design migration purposes, the RT54SX user should select the LVTTL I/O threshold option in the RT54SX-S Device Selector. Design Flows Generally, the Actel Designer Series software requires four key flow steps (excluding timing, which is discussed separately below). These steps are Compile, Layout, Fuse, and Backannotate. During the conversion process some or all of the steps may need to be redone. * If the original RT54SX design was generated in Designer R SP4 or later, the conversion is very simple. Layout is preserved, and only the Fuse and Backannotate steps need to be redone. The same is true if an earlier version of software was employed and TRST was also used in the RT54SX design. If the TRST pin was not used for TRST, then the user may have to use Edit to reassign the I/O employed on the TRST pin (depending on whether or not the pin was assigned as a user I/O) and will need to rerun Layout. In all cases Fuse and Backannotate must be rerun. Timing Considerations The RT54SX and the RT54SX-S have different process technologies and device geometries. Although functionality may be the same after the conversion of a design, the user should verify that the faster timing of the RT54SX-S did not cause a timing error. Table 2 denotes timing differences and gives an example of pin-to-pin timing, taken from timing model simulations, for two paths hard-wired clock-to-out and data-in-to-data-out through a combinatorial cell. Both paths use the LVTTL output option on RT54SX-S. Table 2 -to- Timing for RT54SX32 Variants (ns) Timing Path RT54SX32 RT54SX32S Hard-wired Clock Path Combinatorial Path Power Supplies Although the RT54SX32S has considerably more I/O flexibility than its predecessor, many military systems do not provide 3.3V or 2.5V power. Since an Actel RT54SX or RT54SX-S part may be the only component on the board requiring these voltages, the designer must provide a *The RT54SX-S has TMR flip-flop macros as part of the hardware. If TMR flip-flops were created in HDL in the original RT54SX design, we recommend removing all TMR-specific implementations from the design and resynthesizing the design. August Actel Corporation
2 voltage regulator to do the conversion from 5.0 volts. Frequently, designers search for a regulator qualified for space. Actel has described some regulator problems and compiled a list of suitable, qualified regulators. Contact Actel for additional information. Table CQFP Common Assignments for RT54SX32 and RT54SX32S Package Considerations The 208-pin and 256-pin CQFP packages are the only ones available for both the RT54SX32 and RT54SX32S. Nearly all pins in a given ceramic package have the same function in both parts. The common pins for the 208-pin CQFP package are illustrated in Table 3, while Table 4 on page 3 gives the pin differences. 1 GND 32 I/O 63 I/O 94 I/O 2 TDI, I/O 33 I/O 64 I/O 95 I/O 3 I/O 34 I/O 65 NC 96 I/O 4 I/O 35 I/O 66 I/O 97 I/O 5 I/O 36 I/O 67 I/O 98 V CCA 6 I/O 37 I/O 68 I/O 99 I/O 7 I/O 38 I/O 69 I/O 100 I/O 8 I/O 39 I/O 70 I/O 101 I/O 9 I/O 40 V CCA 71 I/O 102 I/O 10 I/O 41 V CCI 72 I/O 103 TDO, I/O 11 TMS 42 I/O 73 I/O 104 I/O 12 V CCI 43 I/O 74 I/O 105 GND 13 I/O 44 I/O 75 I/O 106 I/O 14 I/O 45 I/O 76 PRB, I/O 107 I/O 15 I/O 46 I/O 77 GND 108 I/O 16 I/O 47 I/O 78 V CCA 109 I/O 17 I/O 48 I/O 79 GND 110 I/O 18 I/O 49 I/O 80 See Table 4 on page I/O 19 I/O 50 I/O 81 I/O 112 I/O 20 I/O 51 I/O 82 HCLK 113 I/O 21 I/O 52 GND 83 I/O 114 V CCA 22 I/O 53 I/O 84 I/O 115 V CCI 23 I/O 54 I/O 85 I/O 116 I/O 24 I/O 55 I/O 86 I/O 117 I/O 25 See Table 4 on page 3 56 I/O 87 I/O 118 I/O 26 GND 57 I/O 88 I/O 119 I/O 27 V CCA 58 I/O 89 I/O 120 I/O 28 GND 59 I/O 90 I/O 121 I/O 29 I/O 60 V CCI 91 I/O 122 I/O 30 See Table 4 on page 3 61 I/O 92 I/O 123 I/O 31 I/O 62 I/O 93 I/O 124 I/O 2
3 Table CQFP Common Assignments for RT54SX32 and RT54SX32S (Continued) 125 I/O 146 GND 167 I/O 188 I/O 126 I/O 147 I/O 168 I/O 189 I/O 127 I/O 148 V CCI 169 I/O 190 I/O 128 I/O 149 I/O 170 I/O 191 I/O 129 GND 150 I/O 171 I/O 192 I/O 130 V CCA 151 I/O 172 I/O 193 I/O 131 GND 152 I/O 173 I/O 194 I/O 132 See Table I/O 174 I/O 195 I/O 133 I/O 154 I/O 175 I/O 196 I/O 134 I/O 155 I/O 176 I/O 197 I/O 135 I/O 156 I/O 177 I/O 198 I/O 136 I/O 157 GND 178 I/O 199 I/O 137 I/O 158 I/O 179 I/O 200 I/O 138 I/O 159 I/O 180 CLKA 201 V CCI 139 I/O 160 I/O 181 CLKB 202 I/O 140 I/O 161 I/O 182 See Table I/O 141 I/O 162 I/O 183 GND 204 I/O 142 I/O 163 I/O 184 V CCA 205 I/O 143 I/O 164 V CCI 185 GND 206 I/O 144 I/O 165 I/O 186 PRA, I/O 207 I/O 145 V CCA 166 I/O 187 I/O 208 TCK, I/O Table 4 Differences 208- CQFP Package RT54SX32 RT54SX32S 25 V CCR NC 80 V CCR NC 132 V CCR NC 182 V CCR NC Differences 208-pin CQFP Package s 25, 80, 132, 182 For the RT54SX32 device, V CCR, the supply voltage for input tolerance, is 5.0V, and V CCI is 3.3V. For the RT54SX32S device, V CCI can be either 3.3V or 5.0V. V CCR is eliminated in RT54SX32S; these pins are NC on that part. NC pins have no connection inside the RT54SX32S device and can be tied to GND, V CCA, or V CCI without any damage to the device. 65 This pin is NC in both parts. V CCA pins - Although pin assignments are the same, voltage levels are as follows: RT54SX32 3.3V RT54SX32S 2.5V Similar information for the 256-pin CQFP package is given in Table 5 on page 4 (pin commonality) and Table 6 on page 5 (pin differences). Differences 256-pin CQFP Package s 159, 223 For the RT54SX32 device, V CCR, the supply voltage for input tolerance, is 5.0V, and V CCI is 3.3V. For the RT54SX32S device, V CCI can be either 3.3V or 5.0V. V CCR is eliminated in RT54SX32S, as these pins are NC on that part. NC pins have no connection inside the RT54SX32S device and can be tied to GND, V CCA, or V CCI without any damage to the device. 3
4 Table pin CQFP Common Assignments for RT54SX32 and RT54SX32S 1 GND 39 I/O 77 I/O 115 I/O 2 TDI, I/O 40 I/O 78 I/O 116 I/O 3 I/O 41 I/O 79 I/O 117 I/O 4 I/O 42 I/O 80 I/O 118 I/O 5 I/O 43 I/O 81 I/O 119 I/O 6 I/O 44 I/O 82 I/O 120 I/O 7 I/O 45 I/O 83 I/O 121 I/O 8 I/O 46 V CCA 84 I/O 122 I/O 9 I/O 47 I/O 85 I/O 123 I/O 10 I/O 48 I/O 86 I/O 124 I/O 11 TMS 49 I/O 87 I/O 125 I/O 12 I/O 50 I/O 88 I/O 126 TDO, I/O 13 I/O 51 I/O 89 I/O 127 I/O 14 I/O 52 I/O 90 PRB, I/O 128 GND 15 I/O 53 I/O 91 GND 129 I/O 16 I/O 54 I/O 92 V CCI 130 I/O 17 I/O 55 I/O 93 GND 131 I/O 18 I/O 56 I/O 94 V CCA 132 I/O 19 I/O 57 I/O 95 I/O 133 I/O 20 I/O 58 I/O 96 HCLK 134 I/O 21 I/O 59 GND 97 I/O 135 I/O 22 I/O 60 I/O 98 I/O 136 I/O 23 I/O 61 I/O 99 I/O 137 I/O 24 I/O 62 I/O 100 I/O 138 I/O 25 I/O 63 I/O 101 I/O 139 I/O 26 I/O 64 I/O 102 I/O 140 I/O 27 I/O 65 I/O 103 I/O 141 V CCA 28 V CCI 66 I/O 104 I/O 142 I/O 29 GND 67 I/O 105 I/O 143 I/O 30 V CCA 68 I/O 106 I/O 144 I/O 31 GND 69 I/O 107 I/O 145 I/O 32 I/O 70 I/O 108 I/O 146 I/O 33 I/O 71 I/O 109 I/O 147 I/O 34 See Table 6 on page 5 72 I/O 110 GND 148 I/O 35 I/O 73 I/O 111 I/O 149 I/O 36 I/O 74 I/O 112 I/O 150 I/O 37 I/O 75 I/O 113 I/O 151 I/O 38 I/O 76 I/O 114 I/O 152 I/O 4
5 Table pin CQFP Common Assignments for RT54SX32 and RT54SX32S (Continued) 153 I/O 179 I/O 205 I/O 231 I/O 154 I/O 180 I/O 206 I/O 232 I/O 155 I/O 181 I/O 207 I/O 233 I/O 156 I/O 182 I/O 208 I/O 234 I/O 157 I/O 183 I/O 209 I/O 235 I/O 158 GND 184 I/O 210 I/O 236 I/O 159 See Table I/O 211 I/O 237 I/O 160 GND 186 I/O 212 I/O 238 I/O 161 V CCI 187 I/O 213 I/O 239 I/O 162 I/O 188 I/O 214 I/O 240 GND 163 I/O 189 GND 215 I/O 241 I/O 164 I/O 190 I/O 216 I/O 242 I/O 165 I/O 191 I/O 217 I/O 243 I/O 166 I/O 192 I/O 218 I/O 244 I/O 167 I/O 193 I/O 219 CLKA 245 I/O 168 I/O 194 I/O 220 CLKB 246 I/O 169 I/O 195 I/O 221 V CCI 247 I/O 170 I/O 196 I/O 222 GND 248 I/O 171 I/O 197 I/O 223 See Table I/O 172 I/O 198 I/O 224 GND 250 I/O 173 I/O 199 I/O 225 PRA, I/O 251 I/O 174 V CCA 200 I/O 226 I/O 252 I/O 175 GND 201 I/O 227 I/O 253 I/O 176 GND 202 I/O 228 I/O 254 I/O 177 I/O 203 I/O 229 I/O 255 I/O 178 I/O 204 I/O 230 I/O 256 TCK, I/O Table 6 Differences 256- CQFP Package RT54SX32 RT54SX32S 159 V CCR NC 223 V CCR NC V CCA pins - Although pin assignments are the same for both parts, voltage levels are as follows: RT54SX32 3.3V RT54SX32S 2.5V Conclusion Actel s RT54SX-S family offers higher speed, expanded I/O standard support, and special radiation-tolerant flip-flops implemented in the hardware. The new family shares numerous architectural features with its predecessor, the RT54SX. In essence, as described in this technical brief, conversion of existing RT54SX designs to the RT54SX-S is a very straight forward process. 5
6 6 Design Migration from the RT54SX32 to the RT54SX32S Device
7 7
8 Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners. Actel Europe Ltd. Maxfli Court, Riverside Way Camberley, Surrey GU15 3YL United Kingdom Tel: +44-(0) Fax: +44-(0) Actel Corporation 955 East Arques Avenue Sunnyvale, California USA Tel: (408) Fax: (408) Actel Asia-Pacific EXOS Ebisu Bldg. 4F Ebisu Shibuya-ku Tokyo 150 Japan Tel: +81-(0) Fax: +81-(0) /8.01
ProASIC to SX-A PQ208 Prototyping Adapter Board. User Document for P/N SI-SXA-APAPQ208-A-KIT
ProASIC to SX-A PQ208 Prototyping Adapter Board User Document for P/N SI-SXA-APAPQ208-A-KIT December 2003 Introduction The SI-SXA-APAPQ208 adapter board is a prototyping tool that maps the footprint of
Recommendations for Programming Actel RTSX-S, RTSX-SU, and SX-A
Application Note AC255 Recommendations for Programming Actel RTSX-S, RTSX-SU, and SX-A Introduction This technical brief provides programming information and answers common questions regarding the programming
Using Synopsys Design Constraints (SDC) with Designer
Technical Brief Using Synopsys Design Constraints (SDC) with Designer This technical brief describes the commands and provides usage examples of Synopsys Design Constraints (SDC) format with Actel s Designer
Maximizing Logic Utilization in ex, SX, SX-A, and Axcelerator FPGA Devices Using CC Macros
Application Note AC201 Maximizing Logic Utilization in ex, SX, SX-A, and Axcelerator FPGA Devices Using CC Macros Introduction Typically, designers use logic optimization techniques to minimize logic resources,
Axcelerator Family Memory Blocks
Application Note AC164 Axcelerator Family Memory Blocks Introduction As FPGA applications become more complex, designers expectations of FPGA capabilities grow, making embedded memory blocks more and more
Actel BSDL Files Format Description
Application Note Actel BSDL Files Format Description BSDL is a standard data format (a subset of VHDL) that describes the implementation of JTAG (IEEE 1149.1) in a device. BSDL was approved as IEEE Standard
Silicon Sculptor Quick Reference Card
Silicon Sculptor Quick Reference Card Introduction Thank you for purchasing Actel s Silicon Sculptor programming system. This system enables field programming of Actel FPGAs for proof of concept up to
Minimizing Single Event Upset Effects Using Synplicity
v3.0 9-2-98 Minimizing Single Event Upset Effects Using Synplicity Application Note This application note gives an overview of some single event upset (SEU) resistant design techniques and describes how
RAM Initialization and ROM Emulation in ProASIC PLUS Devices
Application Note RAM Initialization and ROM Emulation in ProASIC PLUS Devices Introduction ProASIC PLUS FPGAs are reprogrammable and live at power-up and therefore offer a single-chip solution for programmable
Using Synplify to Design in Actel Radiation-Hardened FPGAs
Using Synplify to Design in Actel Radiation-Hardened FPGAs Application Note Introduction Actel s RadHard and RadTolerant FPGAs offer advantages for applications in commercial and military satellites, deep
I/O Features in Axcelerator Family Devices
I/O Features in Axcelerator Family Devices Application Note AC249 Introduction and Feature Summary The Axcelerator family offers I/O features to support a very wide variety of user designs. An outline
RT54SX T r / T f Experiment
955 East Arques Avenue, Sunnyvale, CA 94086 408-739-1010 RT54SX T r / T f Experiment July 08, 2002 BY Actel Product Engineering 1 DATE: July 08, 2002 DEVICE TYPE: RT54SX16-CQ256E RT54SX32-CQ208P WAFER
Axcelerator Family FPGAs
Product Brief Axcelerator Family FPGAs u e Leading-Edge Performance 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded s 700 Mb/s LVDS Capable I/Os Specifications Up to
Using DDR for Fusion Devices
Application Note Using DDR for Fusion Devices Introduction The I/Os on the Fusion device families support Double Data Rate (DDR) mode. In this mode, new data is present on every transition (or clock edge)
ProASIC PLUS FPGA Family
ProASIC PLUS FPGA Family Key Features Reprogrammable /Nonvolatile Flash Technology Low Power Secure Single Chip/Live at Power Up 1M Equivalent System Gates Cost Effective ASIC Alternative ASIC Design Flow
Prototyping RTAX-S Using Axcelerator Devices
pplication Note C170 Prototyping RTX-S Using xcelerator evices Introduction With the introduction of ctel s RTX-S devices, designers now have access to the most powerful FPGs available for aerospace and
FPGAs for Space Applications
FPGAs for Space Applications Key Features Total Dose Capabilities Up to 1 Mrad Latch-Up Immune New Hardened SEU Latch Good to 74 LET th Device Capacities from 4,000 to 72,000 Available Gates Highly Reliable,
PinEditor (non-mvn) v6.3 User s Guide
PinEditor (non-mvn) v6.3 User s Guide Actel Corporation, Mountain View, CA 94043 2005 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5-02-9119-8 Release: September
54SX Family FPGAs RadTolerant and HiRel
v2.0 54SX Family FPGAs RadTolerant and HiRel Features RadTolerant 54SX Family Tested Total Ionizing Dose (TID) Survivability Level Radiation Performance to 100Krads (Si) (I CC Standby Parametric) Devices
SX Family FPGAs RadTolerant and HiRel
v2.1 SX Family FPGAs RadTolerant and HiRel Features RadTolerant SX Family Tested Total Ionizing Dose (TID) Survivability Level Radiation Performance to 100 Krads (Si) (I CC Standby Parametric) Devices
Application Note AC316. High-Volume Flash Programming Guidelines
Application Note AC316 High-Volume Flash Programming Guidelines April 2005 Table of Contents Introduction...................................................................... 3 1. Programmer Calibration..........................................................
RTSX-S RadTolerant FPGAs
v2.2 RTSX-S RadTolerant FPGAs u e Designed for Space SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) Immune to Single-Event Upsets (SEU) to LET th > 40 MeV-cm 2 /mg,
Fusion Power Sequencing and Ramp-Rate Control
Application Note AC285 Fusion Power Sequencing and Ramp-Rate Control Introduction As process geometries shrink, many devices require multiple power supplies. Device cores tend to run at lower voltages
Live at Power-Up. Key Actel Benefits. The Time it Takes an. FPGA to Power Up has a. Significant Impact on. Effective System Design
The Time it Takes an FPGA to Power Up has a Significant Impact on Effective System Design and the Total System Cost Key Actel Benefits Level 0, Best in Class, Live at Power-Up (LAPU) Support Operational
Using ProASIC PLUS RAM as Multipliers
Application Note AC219 Introduction Multiplication is one of the more area-intensive functions in FPGAs. Traditional multiplication techniques use the digital equivalent of longhand multiplication. These
CoreSDLC v3.0 Release Notes
CoreSDLC v3.0 Release Notes This is the production release for CoreSDLC. These release notes describe the features and enhancements. They also contain information about system requirements, supported families,
ProASIC PLUS Timing Closure in Libero IDE v5.2
Application Note AC205 ProASIC PLUS Timing Closure in Libero IDE v5.2 Introduction This application note discusses the new ProASIC PLUS timing-driven place-and-route (TDPR) flow introduced in Libero Integrated
ProASIC3/E FlashROM (FROM)
Application Note Introduction The ProASIC3/E families of Flash FPGAs offer enhanced performance, density, and features over ProASIC PLUS FPGAs. The ProASIC3/E devices also provide a secure, low-power,
Using Actel s A54SX08A FPGA to Interface a PowerQUICC Microprocessor to a MUSIC-IC LANCAM
Application Note AC148 Using Actel s A54SX08A FPGA to Interface a PowerUICC Microprocessor to a MUSIC-IC LANCAM Introduction Content Addressable Memory (CAM) is a special memory designed to accelerate
Simulating SEU Events in EDAC RAM
Application Note AC304 Introduction The Actel RTAX-S Field Programmable Gate Array (FPGA) provides embedded user static RAM in addition to single-event-upset (SEU)-enhanced logic, including embedded triple-module
Using ProASIC3/E RAM as Multipliers
Application Note Using ProASIC3/E RAM as Multipliers Introduction Multiplication is one of the more area intensive functions in FPGAs. Traditional multiplication techniques use the digital equivalent of
HiRel SX-A Family FPGAs
v2.0 SX-A Family FPGAs Features and Benefits Leading Edge Performance 215 MHz System Performance (Military Temperature) 5.3 ns Clock-to-Out (Pin-to-Pin) (Military Temperature) 240 MHz Internal Performance
SmartGen Hard Multiplier Accumulator v1.0. Handbook
SmartGen Hard Multiplier Accumulator v1.0 Handbook Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 502-00-171-0
SmartFusion. Dedicated Fabric Clock Conditioning Circuit with PLL Integration
SmartFusion Dedicated Fabric Clock Conditioning Circuit with PLL Integration Libero IDE Software Table of Contents 1 Configuration Options...............................................................
Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs
Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs A Technology Backgrounder Actel Corporation 955 East Arques Avenue Sunnyvale, California 94086 April 20, 1998 Page 2 Actel Corporation
SmartDesign MSS. Cortex TM -M3 Configuration
SmartDesign MSS Cortex TM -M3 Configuration Libero IDE Software Table of Contents Configuration Options.............................................................. 3 Configuration Options.......................................................................
Power-Up/Down of Fusion FPGAs
Application Note AC282 Power-Up/Down of Fusion FPGAs Introduction The Actel Fusion Programmable System Chip (PSC) satisfies the demand from system architects for a device that simplifies design and unleashes
Maximizing Logic Utilization in ex, SX, and SX-A FPGA Devices Using CC Macros
Application Note AC201 Maximizing Logic Utilization in ex, SX, and SX-A FPGA Devices Using CC Macros Table of Contents Introduction................................................ 1 SX and Related Architectures.......................................
Adding Custom Peripherals to the AMBA Host and Peripheral Buses
Application Note AC301 Adding Custom Peripherals to the AMBA Host and Peripheral Buses Introduction The Actel CoreMP7 microprocessor is a soft-core implementation of the industry-standard ARM7TDMI-S and
SmartDesign MSS. Embedded FlashROM (efrom) Configuration
SmartDesign MSS Embedded FlashROM (efrom) Configuration Libero IDE Software Table of Contents Configuring Memory Regions........................................................ 3 Creating a Region..........................................................................
AT17A Series FPGA Configuration EEPROM Memory. Application Note. FPGAs. AT17A Series Conversions from Altera FPGA Serial Configuration Memories
ATA Series Conversions from Altera FPGA Serial Configuration Memories Introduction The Atmel ATA FPGA Configuration EEPROM () is a serial memory that can be used to load SRAM based FPGAs. This application
Real-Time Calendar Applications in Actel Fusion Devices
Application Note AC271 Real-Time Calendar Applications in Actel Fusion Devices Introduction The Actel Fusion Programmable System Chip is the world's first mixed-signal FPGA, integrating configurable analog,
FPGA Configuration EEPROM Memory AT17C020A AT17LV020A
Features Serial EEPROM Family for Configuring Altera FLEX Devices Simple Interface to SRAM FPGAs EE Programmable 2M-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate
Floorplanning ProASIC /ProASIC PLUS Devices for Increased Performance
Application Note AC192 Floorplanning ProASIC /ProASIC PLUS Devices for Increased Performance Introduction to Floorplanning This application note provides tips and techniques for floorplanning ProASIC and
CoreAHB. Contents. Product Summary. General Description. Intended Use. Key Features. Benefits. Supported Device Families
Product Summary Intended Use Provides an AHB Bus Fabric and Is Intended for Use in an AMBA Subsystem where Multiple AHB Masters are Present Key Features Supplied in SysBASIC Core Bundle Implements a Multi-Master
Implementing Multi-Port Memories in Axcelerator Devices
Implementing Multi-Port Memories in Axcelerator evices Application Note AC177 Introduction This application note describes a user configurable VHL wrapper for implementing dual-port and quad-port memory
Actel CQFP FBGA484 Adapter Boards. (SI-SX32-ACQ256SFG484 and SI-SX72-ACQ256SFG484)
Actel CQFP FBGA484 Adapter Boards (SI-SX32-ACQ256SFG484 and SI-SX72-ACQ256SFG484) Contents 1). Introduction 2). Appendix A SI-SX32-ACQ256SFG484 Mechanical Drawing and Assembly instructions 3). Appendix
Power Matters. Antifuse Product Information Brochure
Power atters. Antifuse Product Information Brochure Providing industry-leading FPGAs and SoCs for applications where security is vital, reliability is non-negotiable and power matters. 2 www.microsemi.com/fpga-soc
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV 15 16 17 REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS
Parallel EEPROM Die Products. Die Products. Features. Description. Testing
Features High Performance CMOS Technology Low Power Dissipation - Active and Standby Hardware and Software Data Protection Features DATA Polling for End of Write Detection High Reliability Endurance: 10
2-wire Serial EEPROM AT24C01A AT24C02 AT24C04 AT24C08 AT24C16
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128 x 8 (1K), 256 x 8 (2K),
Device A1225A A1240A A1280A 2,500 6,
v4.0.1 ACT 2 Family FPGAs Features Up to 8000 Gate Array Gates (20,000 PLD equivalent gates) Replaces up to 200 TTL Packages Replaces up to eighty 20-Pin PAL Packages Design Library with over 500 Macro
VHDL VITAL. Simulation Guide
VHDL VITAL Simulation Guide Actel Corporation, Mountain View, CA 94043 2004 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579006-9/10.04 Release: October
2-wire Serial EEPROM AT24C512
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V). (V CC =.V to 5.5V). (V CC =.V to.v) Internally Organized 5,5 x -wire Serial Interface Schmitt Triggers, Filtered Inputs for
OrCAD Support for Atmel PLDs. Application Note. OrCAD Support for Atmel PLDs. Overview
OrCAD Support for Atmel PLDs Atmel Device Support for OrCAD PLD 386+ ATV750/ATV750B Device Family ATV2500/ATV2500B Device Family For ATF1500 Support Please Contact Atmel PLD Applications For 16V8, 20V8,
When is Data Susceptible to Corruption
Parallel EEPROM Data Protection Advantages of EEPROMs EEPROMs provide the memory solution wherever reprogrammable, nonvolatile memory is required. They are easy to use, requiring little or no support hardware
4-megabit (512K x 8) Single 2.7-volt Battery-Voltage Flash Memory AT49BV040 AT49BV040T AT49LV040 AT49LV040T
Features Single Voltage for Read and Write: 2.7V to 3.6V (BV), 3.0V to 3.6V (LV) Fast Read Access Time 70 ns Internal Program Control and Timer 16K Bytes Boot Block with Lockout Fast Chip Erase Cycle Time
FPGA Configuration EEPROM Memory AT17C65 AT17LV65 AT17C128 AT17LV128 AT17C256 AT17LV256
Features EE Programmable 65,536 x 1-, 131,072 x 1-, and 262,144 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs) In-System Programmable via 2-wire
2-wire Serial EEPROM AT24C512. Preliminary. 2-Wire Serial EEPROM 512K (65,536 x 8) Features. Description. Pin Configurations.
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 1.8 (V CC = 1.8V to 3.6V) Internally Organized 65,536 x 8 2-wire Serial Interface Schmitt Triggers,
design cycle involving simulation, synthesis
HDLPlanner : Design Development Environment for HDL-based FPGA Designs Abstract Rapid prototyping of designs using FPGAs requires HDL-based design entry which leverages upon highly parameterized components
256K (32K x 8) 3-volt Only Flash Memory
Features Single Supply Voltage, Range 3V to 3.6V 3-Volt Only Read and Write Operation Software Protected Programming Low Power Dissipation 15 ma Active Current 40 µa CMOS Standby Current Fast Read Access
SmartDesign MSS. ACE Simulation
SmartDesign MSS ACE Simulation Libero IDE Software Table of Contents Introduction...................................................................... 3 1 Creating the Design................................................................
Atmel-Synario CPLD/PLD Design Software ATDS1100PC ATDS1120PC ATDS1130PC ATDS1140PC. Features. Description
Features Comprehensive CPLD/PLD Design Environment User-friendly Microsoft Windows Interface (Win 95, Win 98, Win NT) Powerful Project Navigator Utilizes Intelligent Device Fitters for Automatic Logic
DIP Top View VCC WE A17 NC A16 A15 A12 A14 A13 A8 A9 A11 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 I/O1 I/O2 GND.
Features Fast Read Access Time - 70 ns 5-volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for
8-Megabit 5-volt Only Serial DataFlash AT45D081. Features. Description
Features Single 4.5V - 5.5V Supply Serial Interface Architecture Page Program Operation Single Cycle Reprogram (Erase and Program) 4096 Pages (264 Bytes/Page) Main Memory Two 264-Byte SRAM Data Buffers
1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector) Internal Address and Data Latches for
4-Megabit (512K x 8) 5-volt Only 256-Byte Sector Flash Memory AT29C040A. Features. Description. Pin Configurations
Features Fast Read Access Time - 120 ns 5-Volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 2048 Sectors (256 bytes/sector) Internal Address and Data Latches for
1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs
Features Single 3.3V ± 10% Supply Fast Read Access Time - 200 ns Automatic Page Write Operation Internal Address and Data Latches for 128 Bytes Internal Control Timer Fast Write Cycle Time Page Write Cycle
APPLICATION NOTE. Gate Count Capacity Metrics for FPGAs. Introduction. Maximum Logic Gates
APPLICATION NOTE Gate Count Capacity Metrics for FPGAs XAPP 059 Feb. 1, 1997 (Version 1.1) Application Note Summary Three metrics are defined to describe FPGA device capacity: Maximum Logic Gates, Maximum
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A B C D Changes made to Table 1, updated paragraph 4.4.1f, and editorial changes throughout. ksr Constant acceleration changed for class Q and V to condition
Using ProASIC PLUS Clock Conditioning Circuits
Application Note AC306 Using ProASIC PLUS Clock Conditioning Circuits Introduction ProASIC PLUS devices include two clock conditioning circuits on opposite sides of the die. Each clock conditioning circuit
Radiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs
Advance v0.2 Radiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs with Flash*Freeze Technology Features and Benefits MIL-STD-883 Class B Qualified Packaging Ceramic Column Grid Array with Six
ProASIC3/E SRAM/FIFO Blocks
Application Note ProASIC3/E SRAM/FIFO Blocks Introduction As design complexity grows, greater demands are placed upon an FPGA's embedded memory. Actel ProASIC3/E devices provide the flexibility of true
ADVANCE INFORMATION MACH4-32/MACH4LV-32
MACH 4 FAMILY COM L: -7/0//5 IND: -0//4/ MACH4-3/MACH4LV-3 High-Performance EE CMOS Programmable Logic DISTITIVE CHARACTERISTICS 44 pins in PLCC, 44 and 4 pins in TQFP 3 macrocells 7.5 ns t PD Commercial,
Aeroflex Colorado Springs RadHard Eclipse FPGA Frequently Asked Questions
Aeroflex Colorado Springs RadHard Eclipse FPGA Frequently Asked Questions (NOTE - FAQs WILL BE UPDATED ON A REGULAR BASIS) Introduction: QuickLogic has licensed their metal-to-metal Vialink TM technology
Non Volatile Rad Hard Reprogrammable FPGA. ATF280 SRAM-based FPGA AT69170 Serial EEPROM. 2x SRAM-based FPGA designed for Space use - ATF280
Atmel ATFEE560 Multi-Chip Rad-Hard Modules: Reprogrammable FPGA matrix (ATF280) (x2) EEPROM Memory (AT69170) (x2) DATASHEET Features Non Volatile Rad Hard Reprogrammable FPGA ATF280 SRAM-based FPGA AT69170
STA400EP Enhanced Plastic Dual 2:1 Analog Mux with IEEE
STA400EP Enhanced Plastic Dual 2:1 Analog Mux with IEEE 1149.4 General Description This Dual 2 to 1 Analog Mux with IEEE 1149.4 incorporates many features of the IEEE 1149.4 Test Standard. The device provides
AT45DB Megabit 2.7-Volt Only Serial DataFlash AT45DB041. Features. Description. Pin Configurations
Features Single 2.7V - 3.6V Supply Serial Interface Architecture Page Program Operation Single Cycle Reprogram (Erase and Program) 2048 Pages (264 Bytes/Page) Main Memory Two 264-Byte Data Buffers - Allows
TSSOP CLK/IN IN IN IN IN IN IN IN IN IN IN GND VCC IN I/O I/O I/O I/O I/O I/O I/O I/O IN OE/IN CLK/IN 1 VCC
* Features Industry Standard Architecture Emulates Many 24-pin PALs Low-cost Easy-to-use Software Tools High-speed Electrically-erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-pin Delay Several
HD74HC174. Hex D-type Flip-Flops (with Clear) ADE (Z) 1st. Edition Sep Description. Features. Function Table
Hex D-type Flip-Flops (with Clear) ADE-205-460 (Z) 1st. Edition Sep. 2000 Description This device contains 6 master-slave flip-flops with a common clock and common clear. Data on the D input having the
Innoveda eproduct Designer. Interface Guide
Innoveda eproduct Designer Interface Guide Actel Corporation, Mountain View, CA 94043 2006 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579030-4 Release:
QL ,000 Usable PLD Gate pasic 3 FPGA Combining High Performance and High Density
pasic 3 HIGHLIGHTS 60,000 usable PLD gates, 316 I/O pins QL3060 60,000 Usable PLD Gate pasic 3 FPGA Combining High Performance and High Density April, 1999 High Performance and High Density -60,000 Usable
Polmaddie6 User Manual. Issue 1.0
Polmaddie6 User Manual Issue 1.0 2 Foreword PLEASE READ THIS ENTIRE MANUAL BEFORE PLUGGING IN OR POWERING UP YOUR POLMADDIE6 BOARD. PLEASE TAKE SPECIAL NOTE OF THE WARNINGS WITHIN THIS MANUAL. Trademarks
HD74HC74. Dual D-type Flip-Flops (with Preset and Clear)
Dual D-type Flip-Flops (with Preset and Clear) ADE-205-421 (Z) 1st. Edition Sep. 2000 Description The flip-flop has independent data, preset, clear, and clock inputs and and outputs. The logic level present
EPROM. Application Note CMOS EPROM. Interfacing Atmel LV/BV EPROMs on a Mixed 3-Volt/5- Volt Data Bus
Interfacing Atmel LV/BV EPROMs on a Mixed 3-volt/5-volt Data Bus Introduction Interfacing Atmel Corporation s low voltage (LV/BV) EPROMs on a common data bus with standard 5-volt devices can be achieved
2-wire Serial EEPROMs AT24C128 AT24C256. Features. Description. Pin Configurations. 128K (16,384 x 8) 256K (32,768 x 8)
Features Low-voltage and Standard-voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V). (V CC =.V to 3.6V) Internally Organized 6,34 x and 32,76 x 2-wire Serial Interface Schmitt Trigger,
ATAVRAUTO User Guide
ATAVRAUTO300... User Guide Table of Contents Section 1 Introduction... 1-1 1.1 Overview...1-1 Section 2 Using the ATAVRAUTO300... 2-3 2.1 Overview...2-3 2.2 Power Supply...2-4 2.3 Oscillator Sources...2-4
Battery-Voltage. 256K (32K x 8) Parallel EEPROMs AT28BV256. Features. Description. Pin Configurations
Features Single 2.7V - 3.6V Supply Fast Read Access Time - 200 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer Fast Write Cycle Times Page Write
Microsemi Corporation: CN18002
: CN18002 November 6, 2017 Customer Notification No: CN18002 Customer Advisory Notice (CAN) Change Classification: Minor Subject RTG4 FPGA Family Changes Summary This document describes five Customer Advisory
Battery-Voltage. 16K (2K x 8) Parallel EEPROMs AT28BV16. Features. Description. Pin Configurations
Features 2.7 to 3.6V Supply Full Read and Write Operation Low Power Dissipation 8 ma Active Current 50 µa CMOS Standby Current Read Access Time - 250 ns Byte Write - 3 ms Direct Microprocessor Control
Secure Microcontrollers for Smart Cards. AT90SC Summary
Features High-performance, Low-power 8-bit AVR RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution Up to 64K Bytes Flash Program Memory Endurance: 10K Write/Erase Cycles Up to
256 (32K x 8) High-speed Parallel EEPROM AT28HC256
Features Fast Read Access Time 70 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms or 10 ms Maximum
SOIC VCC RESET A11 A10 A9 A8 A7 A6 A5 A4 A12 A13 A14 A15 A16 A17 A18 A19 NC NC NC NC I/O0 RDY/BUSY I/O1 I/O7 I/O6 I/O5 I/O4 VCC I/O2 I/O3 GND GND
Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time - 90 ns Internal Program Control and Timer 16K Bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte-By-Byte
CCD VIDEO PROCESSING CHAIN LPF OP AMP. ADS-93x 16 BIT A/D SAMPLE CLAMP TIMING GENERATOR ALTERA 7000S ISP PLD UNIT INT CLOCK MASTER CLOCK
ADS-93X Timing Generator Board User's Manual Timing Generator Board Description This Timing Generator Board is designed to be part of a two board set, used in conjunction with an ON Semiconductor CCD Imager
HD74AC240/HD74ACT240
HD74AC240/HD74ACT240 Octal Buffer/Line Driver with 3-State Output Description The HD74AC240/HD74ACT240 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver
CS101 Series. Standard Cell. Semicustom DS E CMOS DESCRIPTION
FUJITSU SEMICONDUCTOR DATA SHEET DS06 20210 4E Semicustom CMOS Standard Cell CS101 Series DESCRIPTION CS101 series, a 90 nm standard cell product, is a CMOS ASIC that satisfies user s demands for lower
Designing Radiation-Tolerant Power-Supplies for the RTAX-S/SL/DSP FPGA
Application Note AC387 Designing Radiation-Tolerant Power-Supplies for the RTAX-S/SL/DSP FPGA Table of Contents Introduction................................................ 1 RTAX-S Basic Information on
HAND HELD PROGRAMMER QUICK START GUIDE
HAND HELD PROGRAMMER QUICK START GUIDE IMPORTANT INFORMATION 1) Do not leave the programmer connected to the PC adapter or a target system, as this will drain the battery. Installing Software 1) Run the
15-pin Nano-D Digital Interface
15-pin Nano-D Digital Interface 797 North Grove Rd, Suite 101 Richardson, TX 75081 Phone: (972) 671-9570 www.redrapids.com Red Rapids Red Rapids reserves the right to alter product specifications or discontinue
ATAVRAUTO User Guide
ATAVRAUTO100... User Guide Section 1 Introduction... 1-4 1.1 Overview...1-4 Section 2 Using the ATAVRAUTO100... 2-6 2.1 Overview...2-6 2.2 Power Supply...2-7 2.3 Oscillator Sources...2-7 2.4 On-board ressources...2-8