Jitter Basics Lab Using SDAIII & Jitter Sim
|
|
- Roy Elliott
- 5 years ago
- Views:
Transcription
1 Jitter Basics Lab Using SDAIII & Jitter Sim TUTORIAL August 1, 2012 Summary JitterSim is a math function, enabled by the Serial Data Analysis option, which allows various aspects of jitter to be simulated either singly or in groups. It is ideal for experimenting with how various jitter components are manifested in the jitter measurement displays available in SDAIII. Powerful SDAIII Serial Data Analysis Unleash the power of serial data analysis to understand and characterize your design, prove compliance, and determine why a device or host fails compliance. The SDAIII analysis package is the only solution that fully integrates jitter measurements into the oscilloscope software leading to greater confidence in jitter measurements. Key Features Integrated jitter and timing analysis for clock and data signals Many plot types for jitter and eye diagram analysis including: Eye Diagram, IsoBER, DDj Plot, Digital Pattern, DDj Histogram, Jitter Track, PLL Track, Jitter Spectrum (with peak annotation), Spectrum Threshold, Pj Inverse FFT, Jitter Histogram, CDF, Bathtub, and NQ-Scale IsoBER displays the lines of constant Bit Error Ratio Configurable software PLL uses up to two poles for non-standard clock requirements Three jitter breakdown methods (Spectral Rj Direct, Spectral Rj+Dj CDF Fit and NQ-Scale) indicate pathological jitter measurement conditions Teledyne LeCroy s quick view displays the eye diagram, TIE track, bathtub curve, jitter histogram, NQ-scale, and jitter spectrum all on the screen at the same time Eye diagram display and jitter measurements/analysis on up to four lanes of serial data Complete Data Dependent Jitter (DDj) decomposition with histograms, plots, and InterSymbol Interference (ISI) parameters and plots Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 1 of 13
2 Complete Random Jitter (Rj) + Bounded Uncorrelated Jitter (BUj) views include Histogram, Spectrum and Track Complete Period Jitter (Pj) analysis with a time domain view of Pj (Pj Inverse FFT) A new Vertical Noise and Crosstalk package that determines total noise due to interference caused by crosstalk, and decomposes it into random and deterministic noise The LaneScape Comparison mode and Reference Lane for aggressor on/off and other multi-scenario comparisons The ability to determine what the signal will look like where you cannot place the probe, while also deembedding or emulating up to 6 circuit elements Equipment Required Teledyne LeCroy WavePro/SDA/DDA 7 Zi/Zi-A, WaveMaster/SDA/DDA 8 Zi/Zi-A, LabMaster 9 Zi-A and 10 Zi series oscilloscopes with the SDAIII Serial Data Analysis option enabled. Screen images in this tutorial were taken from a WaveMaster 820Zi-A Tutorial 1. Recall the default setup on the scope (File>Recall Setup>Recall Default). 2. Turn off channels 1 and 2 using the front panel 1 and 2 buttons in the vertical control group or by accessing the C1 and C2 dialog boxes via the vertical pull down. 3. Using the Timebase Horizontal setup (Timebase > Horizontal Setup, set the WM8Zi for operation with a sampling rate of 40 GS/s and 800kS acquisition memory (2 s Time/division). 4. Setup Math trace F1 to use the Jitter Sim function (Math> Math Setup>F1>Source C2>Operator Jitter Sim). Turn the F1 trace on. 5. Using the Sim Signal right hand tab of the F1 dialog box setup Sim Signal to use a frequency of 2.48 GHz, a risetime of 200 ps, and NRZ data type. The screen should appear similar to Figure 1. Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 2 of 13
3 Figure 1: The JitterSim setup 6. Open the SDAIII setup dialog and display (Analysis pull down > Serial Data). 7. On the Serial Data Analysis III dialog box press the Quick View button. A pop up will appear as shown in Figure 2. Figure 2: The Quick View Input selection pop up box 8. In the QuickView pop press the 1 Input button and select F1 as the data source. Press OK. 9. The oscilloscope will bring up the Quick View display consisting of the Eye diagram, PLL Track, Jitter Spectrum, Bathtub curve, RjBUj histogram, Q scale, and RjBUj Track. This is shown in Figure 3. Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 3 of 13
4 Figure 3: The SDAII Quick View Display setup 10. JitterSim allows the users to independently simulate various aspects of jitter. This includes jitter associated with vertical noise, random horizontal jitter, sinusoidal periodic jitter, duty cycle distortion (DCD), and Inter-Symbol Interference (ISI). Our initial measurements are made with the default jitter separation model, Spectral Rj+Dj CDF Fit. Record the values of the parameters Tj, Rj, and Dj from the scope display 11. As a first step let s see what happens if we increase the vertical (Rn) noise on the Vertical tab in Jitter Sim. Open the F1 dialog box (Math > Math Setup > F1 tab > Vertical right hand tab. Change the Gaussian vertical noise level to 5 mv and record Tj, Rj, and Dj: Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 4 of 13
5 Describe what happened to the Normalized Q-Scale, Bathtub Curve, Eye Diagram, RjBUj track, and histograms Figure 4: Effect of Increasing Vertical Noise 12. You know that vertical noise maps into horizontal jitter proportional to the risetime of the data. Increase the Risetime setting on the Sim Signal tab to 400 ps (F1 > Sim Signal right hand tab). 13. Record Tj, Rj, and Dj Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 5 of 13
6 14. Describe what happened to the Normalized Q-Scale, Bathtub Curve, Eye Diagram, RjBUj track, and histograms Figure 5: Increased vertical noise along with increased risetime 15. Restore both the Gaussian vertical noise level to 1 mv and risetime to 200 ps. Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 6 of 13
7 16. Let s add periodic jitter. Go to the Jitter right hand tab of the F1 dialog box and set the Jitter Freq setting on the first line of the sinusoidal jitter field to 1 MHz with a Peak to Peak level of 5 ps. Record Tj, Rj, and Dj here and on the following page. Describe what happened to the Normalized Q-Scale, Bathtub Curve, Eye Diagram, RjBUj track, and histograms _ Figure 6: The effect of adding periodic jitter Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 7 of 13
8 17. Repeat this test for Peak to Peak levels of 10 ps and 20 ps. 5 ps 10 ps 20 ps 18. Save and compare the Bathtub curves for each level of sinusoidal periodic jitter into memories M1-M3. File > Save Waveform> Save To Memory> Source> Category>SDA> Source Bathtub> Destination > M1 (then M2 and M3)> What effect does increasing Deterministic (periodic) jitter have on the bathtub curve Figure 7: The saved Bathtub curve for 5 ps (M1), 10 ps (M2), and 20 ps (M3) periodic jitter amplitudes 19. Turn off the memory traces. Restore the QuickView Display (Analysis > Serial Data >QuickView Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 8 of 13
9 20. Touch or click the RjBUj Spect trace annotation box. Use the Zoom of RjBUj Spect right hand tab to setup the zoom on the RjBUj Spectrum to show the periodic jitter component at 1 MHz as shown in Figure 8. Turn on Show Peaks in the Jitter Spectrum tight hand tab. Figure 8: The periodic component shown on the RjBUj spectrum display 21. Restore the Peak to Peak level of the sinusoidal component in JitterSim to 0 ps 22. We will now see the effect of Duty Cycle Distortion (DCD) on jitter levels. Set the DCD under the Vertical tab to 40 ps. Record Tj, Rj, and Dj _Tj Rj Dj DCD Describe what happened to the Normalized Q-Scale, Bathtub Curve, Eye Diagram, RjBUj track, and histograms 23. Restore the DCD to 0 ps. Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 9 of 13
10 Figure 9: Investigating the effects of DCD 24. We will now see the effect of Intersymbol Interference (ISI) on jitter levels. We will use a low pass filter to create ISI. On the Sim Signal tab set the Cutoff Frequency to 1.8 GHz and Order to 3. Check the box labeled BWL (Band width limit ) On. Record Tj, Rj, and Dj ISI Describe what happened to the Normalized Q-Scale, Bathtub Curve, Eye Diagram, RjBUj track, and histograms Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 10 of 13
11 Figure 10: How ISI affects jitter levels 25. Open the Math trace F1 dialog box. Set the jitter simulation parameters as follows: F1 Tab Function Values Jitter Sinusoidal Jitter Jitter frequency 1 MHz, Pk-Pk 5 ps Vertical Rn (Gaussian) 5 mv Sim Signal Riwetime 200 ps BWL On CutOff 1.8 GHz Order 2 Vertical DCD 40 ps 26. Record Tj, Rj, and Dj The display should appear similar to Figure 11. Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 11 of 13
12 Figure 11: The Spectral Rj+Dj CDF Fit measurement 27. Open the SDA dialog box (Analysis>Serial Data). Click on the Jitter tab. Change the Dual-Dirac Model from Spectral Rj+Dj CDF Fit to NQ-Scale. The display should be similar to Figure Record Tj, Rj, and Dj Figure 12: The NQ-Scale measurement Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 12 of 13
13 29. Change the Dual-Dirac Model from NQ-Scale to Spectral Rj Direct. The display should be similar to Figure Record Tj, Rj, and Dj Figure 11: Spectral Rj Direct model Note that the jitter measurements using the three models are similar, but they can be quite different depending on the type of jitter present. For example, when there is crosstalk, the two Spectral methods will report high values of Rj due to the rise in the noise floor of the jitter spectrum. Variations of this magnitude among the model responses, in the absence of crosstalk, can be expected and are explained in the Teledyne LeCroy White Paper: Understanding SDAlIl Jitter Calculation Methods This completes the tutorial. Teledyne LeCroy Jitter Basics Lab Using Jitter Sim page 13 of 13
Advanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationAgilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter
More informationKeysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet
Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More informationEffortless Burst Separation
DDR Debug Toolkit Key Features Read/Write burst separation with a push of a button Simultaneous analysis of four different measurement views View up to 10 eye diagrams with mask testing and eye measurements
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationReceiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation.
Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2 ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation 1 Agenda Receiver compliance testing fundamentals Generating stress
More informationEZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes
EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet EZJIT Plus software includes all of the basic jitter analysis features of EZJIT and adds the following advanced analysis capabilities:
More informationJitKit. Operator's Manual
JitKit Operator's Manual March, 2011 LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 578-6020, Fax: (845) 578 5985 Internet: www.lecroy.com 2011 by LeCroy Corporation.
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationQPHY-10GBase-KR Operator s Manual
QPHY-10GBase-KR Operator s Manual Revision A May, 2014 Relating to the following release versions: Software Version Rev. 7.3.x.x Script 10GBase-KR.IRT Style Sheet Rev. 1.2 700 Chestnut Ridge Road Chestnut
More informationTeledyne LeCroy. Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing
Teledyne LeCroy DisplayPort Standard April, 2016 Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing This document is provided "AS IS" and without any warranty of any kind, including, without
More informationOn the Modeling and Analysis of Jitter in ATE Using Matlab
On the Modeling and Analysis of Jitter in ATE Using Matlab Kyung Ki Kim, Jing Huang, Yong-Bin Kim, Fabrizio Lombardi Department of Electrical and Computer Engineering Northeastern University, Boston, MA,
More informationQPHY-SFI. Instruction Manual
QPHY-SFI SFI Serial Data Compliance Software Instruction Manual Revision C November, 2017 Relating to: XStreamDSO v.8.5.x.x and later QualiPHY v.8.5.x.x and later 700 Chestnut Ridge Road Chestnut Ridge,
More informationComprehensive USB 3.1 Test Suite
Comprehensive USB 3.0 Test Suite Comprehensive USB 3.1 Test Suite Key Features Single vendor solution for the full range of USB 3.1 tests Fully automated Transmitter and Receiver testing Transmitter Testing
More informationHigh-Speed Jitter Testing of XFP Transceivers
White Paper High-Speed Jitter Testing of XFP Transceivers By Andreas Alpert Abstract Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous
More informationQPHY-USB3.1-TX-RX. Instruction Manual
QPHY-USB3.1-TX-RX USB3.1 Serial Data Compliance Software Instruction Manual Revision A November, 2017 Related to version: XStreamDSO 8.5.x.x. QualiPHY 8.5.x.x. 700 Chestnut Ridge Road Chestnut Ridge, NY,
More informationCharacterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
More information5 GT/s and 8 GT/s PCIe Compared
5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking
More informationBERTScope Bit Error Rate Testers Jitter Map Under the Hood A New Methodology for Jitter Separation
BERTScope Bit Error Rate Testers Jitter Map Under the Hood A New Methodology for Jitter Separation Application Note Abstract Jitter Map is a capability on the BERTScope that uses BER measurements tomeasure
More informationJitter and Real-Time Eye Oscilloscope Webcast
Jitter and Real-Time Eye Oscilloscope Webcast May 28, 2015 Daniel Bogdanoff Oscilloscope Product Manager Agilent s Electronic Measurement Group is now Keysight Technologies. Keysight Technologies Inc.
More informationWavecrest SIA-3000 THE REFERENCE STANDARD FOR SIGNAL INTEGRITY ANALYSIS
Wavecrest SIA-3000 THE REFERENCE STANDARD FOR SIGNAL INTEGRITY ANALYSIS Large, high-resolution color display makes it easy to see multiple analysis tools. File input/output function buttons load and store
More informationQPHY-PCIE (Gen1 and Gen2) Operator s Manual
QPHY-PCIE (Gen1 and Gen2) Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845)
More informationSAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection
More informationWAVECREST Corporation. PCI Express Measurements with the WAVECREST SIA Application Note No REV A
WAVECREST Corporation PCI Express Measurements with the WAVECREST SIA-3000 Application Note No. 141 This page intentionally left blank. WAVECREST Corporation continually engages in research related to
More informationLeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) , Fax: (845) Internet:
SDA-SAS Software Option Rev 1.1 Featuring LeCroy s Based on Clause 5 PHY Layer Tests from UNH-IOL Operator s Manual April 2006 LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY 10977 6499 Tel:
More informationUnderstanding and Performing Precise Jitter Analysis
Understanding and Performing Precise Jitter Analysis Rapidly ascending clock rates and tighter timing margins are creating a need for jitter and timing measurements in mainstream circuits Introduction
More informationWhat the Dual-Dirac Model is and What it is Not
What the Dual-Dirac Model is and What it is Not Ransom Stephens October, 006 Abstract: The dual-dirac model is a simple tool for estimating total jitter defined at a bit error ratio, TJ(BER), for serial
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationEPSON. Technical Note. Oscillator Jitter and How to Measure It. Introduction. Jitter. Cycle-Cycle Jitter
1960 E. Grand Ave., 2 nd Floor El Segundo, California 90245 Phone: 310.955.5300 Fax: 310.955.5400 Technical Note Oscillator Jitter and How to Measure It Introduction Jitter is a term that is becoming widely
More informationQPHY-PCIE3 Operator s Manual
QPHY-PCIE3 Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 425-2000, Fax:
More informationGFT6084 Quad 2 / 4GS Digitizer
FEATURES 2U, 19 Compact form factor 4 analog channels with vertical sensitivity 1mV/div to 10V/div Up to 2GS/s sampling rate per channel or 4 GS/s sampling rate on 2 channels DC to 500MHz Analog Bandwidth,
More informationCrosstalk Analysis Application
Crosstalk Analysis Application User's Guide Notices Keysight Technologies, Inc. 2009-2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval
More informationHigh Speed Design Testing Solutions
High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationRT-Eye PCI Express Compliance Module Methods of Implementation (MOI)
Technical Reference RT-Eye PCI Express Compliance Module Methods of Implementation (MOI) 071-2041-00 www.tektronix.com Copyright Tektronix. All rights reserved. Licensed software products are owned by
More informationDebugging and Compliance Testing of Serial Designs
Debugging and Compliance Testing of Serial Designs Agenda High Speed Serial Data Fundamentals Introduction Architecture and common elements Performance requirements Filtering/Equalization Probing/Signal
More informationDPOJET Jitter and Eye Diagram Analysis Tools Online Help
xx ZZZ DPOJET Jitter and Eye Diagram Analysis Tools Online Help *P077004813* 077-0048-13 ZZZ DPOJET Jitter and Eye Diagram Analysis Tools Online Help www.tektronix.com 077-0048-13 Copyright Tektronix.
More informationAgilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary
Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Built-in S-parameter testing Easy and accurate transmission channel/media characterization Transmission lines for high speed
More informationPCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing
PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000
More informationX-Stream Oscilloscope Version Release Notes
X-Stream Oscilloscope Version 4.3.1 Release Notes Product All X-Stream Scopes support for IE5 support for D500PT probe overlain parameter measurement results Pattern selection for qualified triggers clearing
More informationSONET OC-12 JITTER MEASUREMENT
SONET OC-12 JITTER MEASUREMENT JITTER GENERATION Jitter Generation Definition Bellcore TR-NWT-000499 (Issue 4), section 7.3.3 "Jitter generation is the process whereby jitter appears at the output port
More informationSerial ATA Gen2 Jitter Tolerance Testing
Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.
More informationCompact 8 in 1 Multi-Instruments SF Series
Oscilloscope/ Spectrum Analyzer/ Data Recorder 1 GHz analog input bandwidth Automated Response Analyzer range: 1 Hz to 15 MHz Arbitrary Waveform Generator 1 mhz to 15 MHz output frequency Logic Analyzer
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationQuick Reference Guide WaveRunner 6 Zi Oscilloscopes
Quick Reference Guide WaveRunner 6 Zi Oscilloscopes To get started quickly, take a few moments to read through this guide. Additional information can be found in the Getting Started Manual. On-line help
More informationWaveAce Series Oscilloscopes
WaveAce Series Oscilloscopes 60 MHz 300 MHz Debug With Confidence THE TOOLS AND FEATURES FOR ALL YOUR DEBUG NEEDS Key Features 60 MHz, 100 MHz, 200 MHz and 300 MHz bandwidths Sample rates up to 2 GS/s
More informationDesignCon WA1
DesignCon 2011 Developing Unified Methods of 3D Electromagnetic Extraction, System Level Channel Modeling, and Robust Jitter Decomposition in Crosstalk Stressed 10Gbpsec Serial Data Systems 13-WA1 James
More informationQPHY-PCIE3-TX-RX Operator s Manual
QPHY-PCIE3-TX-RX Operator s Manual Revision C November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 425-2000,
More informationKeysight N5990A DisplayPort Extended Tests Embedded DisplayPort
Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any
More informationWaveAce Oscilloscopes 40 MHz 200 MHz. Debug With Confidence
WaveAce Oscilloscopes 40 MHz 200 MHz Debug With Confidence THE TOOLS AND FEATURES FOR ALL YOUR DEBUG NEEDS Key Features 40 MHz, 60 MHz, 100 MHz, and 200 MHz bandwidths Sample rates up to 2 GS/s Long Waveform
More informationin Synchronous Ethernet Networks
Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008 Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE
More informationPCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
More informationASNT_MUX64 64Gbps 2:1 Multiplexer
ASNT_MUX64 64Gbps 2:1 Multiplexer 105ps data phase shift capability for both data inputs VCO s from 20GHz to 32.1GHz User selectable clock divide by 2 to 512 sync output for scope triggering 17ps Rise/Fall
More information40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document
40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document Last Updated: March 26, 2013 10:00am 40 and 100 Gigabit Ethernet Consortium 121 Technology
More informationValidation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels
DesignCon 2010 Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels Chad Morgan, Tyco Electronics chad.morgan@tycoelectronics.com, 717-649-4129 Abstract
More informationAgilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes
Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes Data Sheet Table of Contents Features...3 Benefits... 4 Easy
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationUSB 3.0 Receiver Compliance Testing
USB 3.0 Receiver Compliance Testing Methods of Implementation Using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B Digital De-Emphasis Processor, Instrument Switch, and DSA/DSO/MSO71254B
More informationIEEE-100GBASE-KR4/CR4, v3
COMPLIANCE STATEMENT 1. Specification IEEE-100GBASE-KR4/CR4, v3 Specification Title: Standard Body: Standard Name: Specification Owner: Warning Margin: IEEE 802.3 100GBASE-KR4/CR4 IEEE 100GBASE-KR4, 100GBASE-CR4
More informationDeveloping Customized Measurements and Automated Analysis Routines using MATLAB
2013 The MathWorks, Inc. Developing Customized Measurements and Automated Analysis Routines using MATLAB Guillaume Millot MathWorks France MathWorks Overview Founded in 1984 in the US Several software
More informationAn Overview of High-Speed Serial Bus Simulation Technologies
An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -.15
More informationDesignCon How To Apply SERDES Performance To Your Design
DesignCon 2003 High-Performance System Design Conference How To Apply SERDES Performance To Your Design Edmund H Suckow Fairchild Semiconductor Abstract Applications containing SERDES devices continue
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationWaveAce Oscilloscopes 40 MHz 300 MHz. Debug With Confidence
WaveAce Oscilloscopes 40 MHz 300 MHz Debug With Confidence the tools and features for all your debug the tools and features for all your debug needs needs Key Features 40 MHz, 60 MHz, 100 MHz, 200 MHz
More informationKC705 Si5324 Design October 2012
KC705 Si5324 Design October 2012 XTP188 Revision History Date Version Description 10/23/12 4.0 Recompiled for 14.3. 07/25/12 3.0 Recompiled for 14.2. Added AR50886. 05/08/12 2.0 Recompiled for 14.1. 02/14/12
More informationHow to Solve DDR Parametric and Protocol Measurement Challenges
How to Solve DDR Parametric and Protocol Measurement Challenges Agilent DTD Scopes and Logic Analyzer Division Copyright 2008 Agilent Technologies Solve DDR Phy & Protocol Challenges Page 11 25 September
More informationCharacterizing Your PLL-based Designs To Manage System Jitter. Agilent Technologies
Characterizing Your PLL-based Designs To Manage System Jitter Rob Sleigh Greg D. Le Cheminant Agilent Technologies Copyright 2008 Agilent Technologies Page 1 Outline A review of digital communications
More informationIBIS-AMI Model Simulations Over Six EDA Platforms
IBIS-AMI Model Simulations Over Six EDA Platforms Romi Mayder, romi.mayder@xilinx.com Ivan Madrigal, ivan.madrigal@xilinx.com Brandon Jiao, brandon.jiao@xilinx.com Hongtao Zhang, hongtao.zhang@xilinx.com
More informationSpecifying Crosstalk. Adam Healey Agere Systems May 4, 2005
Specifying Crosstalk Adam Healey Agere Systems May 4, 2005 Proposal Use the power-sum crosstalk (MDNEXT and MDFEXT) limits proposed by D Ambrosia et al. [1] as the normative specification for crosstalk.
More informationExploring the Custom Analysis Interface for use with MATLAB on Tektronix Oscilloscopes
Exploring the Custom Analysis Interface for use with MATLAB on Tektronix Oscilloscopes This demo guide provides several examples of applying the Custom Analysis Interface for use with MATLAB available
More informationVirtex-6 FPGA GTX Transceiver Characterization Report
Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More informationHigh Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable
High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain
More informationPCI Express Signal Quality Test Methodology
PCI Express Signal Quality Test Methodology Users Guide LeCroy SDA 6000 October 2003 Revision 0.7 Document Number: XXXX DISCLAIMER OF WARRANTIES THIS SPECIFICATION IS PROVIDED AS IS AND WITH NO WARRANTIES
More informationDigital Storage Oscilloscope
GDS-800 Series Digital Storage Oscilloscope GDS-800 Series at 60MHz/100MHz/150MHz/250MHz bandwidth with or chrome LCD display, are designed and built to meet the demands of a modern Digital Storage Oscilloscope
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationAutomotive Ethernet BroadR-Reach
Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity
More informationKeysight Infiniium Oscilloscopes Software
Release Notes Keysight Infiniium Oscilloscopes Software This software is designed to run on the Keysight Infiniium 9000 Series, S-Series, 90000A Series, 90000 X-Series, V-Series, 90000 Q-Series, and Z-Series
More informationTechnical Reference. Version 4.8. DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library
Technical Reference DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library Methods of Implementation (MOI) for Verification, Debug and Characterization Version 4.8 077-0267-01 www.tek.com
More informationBreakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s
Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s January 2015 Jennie Grosslight Product Manager Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight
More informationKeysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software
Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet 02 Keysight N6468A SFP+ Electrical Performance Validation and Conformance
More informationProposal for modeling advanced SERDES
Proposal for modeling advanced SERDES IBM, Cadence June 2006 1 CADENCE DESIGN SYSTEMS, INC. Presenters, Contributors Presenters / Contributors 1. Joe Abler IBM Systems & Technology Group High Speed Serial
More informationAgilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief
Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI
More informationR&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures
PCIe Compliance Test Test Procedures (=QFñ2) 1333229902 Test Procedures Version 03 This manual describes the PCIe compliance test procedures with the following options: R&S RTO-K81 (1326.0920.02) - PCIe
More informationCompliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for -USB3.0 Tektronix Korea YJ.PARK Differences from USB2.0 High-Speed 480MT/s No-SSC 2 wires for signaling Tx and Rx use the same wire 1 bi-directional link DC
More informationAN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices
AN 608: HST Jitter and BER Estimator Tool or Stratix IV GX and GT Devices July 2010 AN-608-1.0 The high-speed communication link design toolkit (HST) jitter and bit error rate (BER) estimator tool is a
More informationLeCroy SPARQ S-Parameter Measurement Methodology
LeCroy SPARQ S-Parameter Measurement Methodology Dr. Alan Blankman, Product Manager Summary The SPARQ Signal Integrity Network Analyzer uses TDR and TDT to characterize a network s electrical behavior.
More informationME scope Application Note 19
ME scope Application Note 19 Using the Stability Diagram to Estimate Modal Frequency & Damping The steps in this Application Note can be duplicated using any Package that includes the VES-4500 Advanced
More information2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION
2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH TERNAL PUT TERMATION FEATURES Selects among four differential inputs Guaranteed AC performance over temp and voltage: DC-to > 3.2Gbps data rate throughput
More informationAgilent Technologies E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software for Infiniium Oscilloscopes
Agilent Technologies E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software for Infiniium Oscilloscopes Data Sheet The Agilent Technologies High- Speed Serial Data Analysis (SDA) software
More informationKeysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software
Ihr Spezialist für Mess- und Prüfgeräte Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software For Infiniium Oscilloscopes Data Sheet The Keysight Technologies, Inc. High-
More informationAgilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm
More informationThis document contains the firmware release notes for two models. The SDS1202X-E is a dual channel 200 MHz scope.
This document contains the firmware release notes for two models of SIGLENT SDS1000X-E oscilloscopes. The SDS1202X-E is a dual channel 200 MHz scope. The SDS1004X-E is a four channel scope available in
More informationT10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study
To: T10 Technical Committee From: Barry Olawsky, HP (barry.olawsky@hp.com) Date: Subject: T10/ Revision History Revision 0 (5 January 2005) First revision Revision 1 () Second revision Further clarify
More informationPCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair
PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair Copyright 2015, PCI-SIG, All Rights Reserved 1 Agenda PCIe Compliance Program Status PCIe Compliance Process Compliance Test
More informationQuick Reference Guide WaveRunner Xi-A and MXi-A Oscilloscopes
Quick Reference Guide WaveRunner Xi-A and MXi-A Oscilloscopes To get started quickly, take a few moments to read through this guide. Additional information can be found in the Getting Started Manual. On-line
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More information