5 GT/s and 8 GT/s PCIe Compared
|
|
- Iris Martin
- 5 years ago
- Views:
Transcription
1 5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1
2 Disclaimer The material included in this presentation reflects current thinking of the presenter and should not be evaluated as direction from the PCI-SIG. Information is from a draft specification and subject to change. Copyright 2008, PCI-SIG, All Rights Reserved 2
3 Introduction As the next generation of PCI Express is defined, the information throughput will double and yet the symbol rate will only move from 5 GT/s to 8 GT/s. There are some significant changes and challenges: While 5 GT/s communications used 8b/10b encoding to limit the longest occurrences of consecutive 1 s and 0 s, 8 GT/s will use scrambling. This has system budget and signal integrity impact on both transmitter and receivers. Baseline wander due to the long runs of consecutive 1 s and 0 s will impact the available eye height. AC coupling capacitors of 220 nf will be required in order to reduce the baseline wander The combination of higher data rate and channel length up to 20 combine to cause Inter Symbol Interference (ISI), in addition to jitter from reference clocks and transmitters. These will limit the eye opening width available. Copyright 2008, PCI-SIG, All Rights Reserved 3
4 Content Similarities for 5 GT/s (Giga Transfers/second) & 8 GT/s System communicating over same 20 channel Differences between 5 GT/s and 8 GT/s Double data throughput rate 8b/10b encoding versus PRBS23 scrambling Base line wander Transmitter Phase Locked Loop (PLL) bandwidth Pre-emphasis 2 taps at 5 GT/s versus 3 taps at 8 GT/s Pre-, main and post cursor Receiver Tolerance Clock Data Recovery (CDR) bandwidth Equalization Copyright 2008, PCI-SIG, All Rights Reserved 4
5 Interconnect Model Model represents typical 1U or 2U server consisting of motherboard, riser, and adapter Rx package Tx package Stripline Riser (4 ) Via Adapter Stripline (4 ) Socket AC Cap Connector Motherboard PCB (12 ) Stripline or Microstrip Copyright 2008, PCI-SIG, All Rights Reserved 5
6 8 bits to 10 bits Encoding Ensures that the longest length of identical transmitted logic levels is 5 consecutive bits Copyright 2008, PCI-SIG, All Rights Reserved 6
7 Baseline Wander Long length of consecutive 1 s or 0 s create baseline wander due to the high pass filter effect of the AC coupling capacitor Original Signal After AC Coupling Baseline Wander Copyright 2008, PCI-SIG, All Rights Reserved 7
8 Scrambling Missing the disparity control which provided a balanced number of 1 s and 0 s at 5 GT/s. 128/130 encoding inserts 01 or 10 symbols. However no upper bound on longest length of consecutive identical transmitted data levels. Theoretically the data could be un-doing the scrambling sequence. The likely hood of this worst case is however small and diminishing as the length of the scrambling sequence increases. X^23+X^21+X^18+X^15+X^7+X^2 Scrambling polynomial is longer than 8 Mbits. Copyright 2008, PCI-SIG, All Rights Reserved 8
9 AC coupling Capacitors Even with the seed for PRBS to selected to minimize baseline wander: Baseline wander is simulated to be < +/-2.3 mv. The group which I work with will be conducting real measurements of the baseline wander using averaged waveforms of PRBS23 and worst case patterns. It is still important to increase the AC coupling capacitors to 220 nf nominal value: Baseline wander more than doubles to +/-5.4 mv in simulations if AC coupling capacitor is 75 nf. Copyright 2008, PCI-SIG, All Rights Reserved 9
10 PLL Loop Bandwidth From Table 4-9, 2.0 Base Spec (Example measured 2.5GT/s Device) Peaking (db) Acceptable Region, 2.5GT/s Acceptable Region, 5.0GT/s Loop BW (MHz) Copyright 2008, PCI-SIG, All Rights Reserved 10
11 Possible Measurement Methods Currently two methods for characterizing PLL response: Spectrum Analyzer Reference issues Clock PLL Analyzer Follows data edge for Better Accuracy & Repeatability 1a. 1b. Frequency domain analysis Area of peaking each side Where to put cursor? 3.9MHz 7.8MHz Where to place the (0 Hz, 0 db) reference cursor? Phase Noise & Inter-modulation, Power Supply & Interference AM Noise -3dB? MHz Response without noise Copyright 2008, PCI-SIG, All Rights Reserved 11
12 Transmitter PLL Test C. (Replaces CBB on-board reference clock) Clock PLL Analyzer 100MHz Clock, phase modulated A. Add-in Card B. Compliance Base Board (CBB) 2.5 or 5 or 8 GT/s data Copyright 2008, PCI-SIG, All Rights Reserved 12
13 Transmitter PLL Test Close Loop Response Function = 1/(1+G(s)) 3 db points Jitter Transfer Function = G(s)/(1+G(s)) Shows how well SSC & jitter is tracked Copyright 2008, PCI-SIG, All Rights Reserved 13
14 Assumptions/Enablers Statistical jitter analysis More closely approximates reality Doing without leaves too much margin on the table Optimized reference clock and CDR bandwidths Permits use of existing reference clock infrastructure Min CDR BW PLL BW PCIe MHz 5-16 MHz PCIe 3.0*** 10 MHz 2-4 MHz Trainable equalization to mitigate channel effects Rx equalization: multi-tap linear or DFE?*** (study in progress) Tx equalization: multi-tap linear*** (study in progress) *** Currently in discussion; not the final spec Copyright 2008, PCI-SIG, All Rights Reserved 14
15 Dual Port Measurements Acquire 100 MHz clock Acquire 5 GT/s data Apply PLL in math to derive Tx clock Measure data relative to clock A. B. Hardware clock recovery applies PLL function in real time Measure data relative to clock 4 ch. Real Time Scope Analyzer Differential data Differential data Clk CR Differential clock = Equivalent methods, but B gives faster results. Copyright 2008, PCI-SIG, All Rights Reserved 15
16 Traditional Q-scale jitter The CDF obtained from measurement is transformed onto a Q axis Q is the inverse normal CDF Gaussian jitter is linear on this scale where units of Q represent sigma of the Gaussian distribution Sample size required for the distribution to have become linear depends on pattern and device, typically in the range of The straight line of slope 1/sigma is then extrapolated up to Q=0 and down to Q=7 Intersection with Q=0 is DJ DD Used for T TX-DJ-DD Intersection with Q=7 is TJ DD Used for UI-T TX-EYE Q (x) Q (x) Copyright 2008, PCI-SIG, All Rights Reserved 16
17 Jitter from de-emphasis Jitter due to de-emphasis is actually desirable and the transmitter should not be punished for this. Channel effectively removes the de-emphasis jitter Tx approximates the inverse of the HF loss of the channel De-emphasis causes a timing error in cumulative eye measurement Closes the eye on right side Overestimates eye opening on left side up to17 ps error at 5 GT/s Timing error t TX-EYE (too small) Copyright 2008, PCI-SIG, All Rights Reserved 17
18 Compensation for deemphasis in 5 GT/s tests Timing error can be removed by applying a form of measurement DFE Waveform is voltage scaled and offset based on current and previous logical values Scaling exactly match a Tx with - 6dB de-emphasis Small timing error occurs with current technique if Tx not exactly -6dB Actual measurement data needs to be averaged to increase the effective sampling rate and remove noise floor of measurement equipment IF fullswing : scale = deemp; 2 deemp scale = ; 1+ deemp ELSE : 2 deemp scale = ; 1+ deemp t TX-EYE (correct) offset = 0.0 ELSEIF previousbit == 1: 1 scale offset = 4 1 scale offset = 4 Copyright 2008, PCI-SIG, All Rights Reserved 18
19 8 GT/s Statistical approach for Tx & pulse width tests De-emphasis complicates timing measurements as voltage swing vary Need to make measurements as if they were convolved with the inverse of the Tx equalization De-embedding back to the die-pad (8 GT/s reference plane) Available tools include open source version 5 from If statistics are based on averaged clean eye measurements then: Uncorrelated jitter needs to be added back in after de-embedding Fluctuations removed by measuring millions of samples per bit. Measurements to 1E -12 BER are possible! 80% 20% 20% 80% 50% 50% Pulse width measurement allows worse case channel induced pulse compression to be modeled. Pulse width CDF measurements at N=1 and N=2 are important as these are most affected by the channel (low pass filtering) and sub-rate clocking techniques. T TX-RISE-FALL t MIN-PULSE Copyright 2008, PCI-SIG, All Rights Reserved 19
20 Receiver Tolerance 2a. Rj Low MHz Rj 1. Residual SSC MHz Dj 2b. Rj High MHz Rj Σ Mod Input Clk Pattern Generator Low Jitter Clock 4. Σ DM/CM Crosstalk For Common Clock Architectures Only 6. Calibration Channel ISI Receiver Under Test 100 MHz BER SJ to test decisions 3. (5.) MHz Dj Crosstalk Based on Figure 4-36, Base Spec Copyright 2008, PCI-SIG, All Rights Reserved 20
21 5.0 GT/s Rx Tolerancing Parameters (common clock architecture) Parameter UI V RX-MIN-MAX-RATIO Description Unit Interval without including of SSC Min/max pulse voltage ratio seen over an time interval of 2 UI. Min T RX-HF-RMS MHz RMS jitter 3.4 T RX-HF-DJ-DD Max Dj impinging on Rx under 88 test T RX-SSC-RES 33 khz Refclk residual T RX-LF-RMS <1.5 MHz RMS jitter T RX-MIN-PULSE Minimum single pulse applied at 120 Rx -- Max Units ps ps RMS ps ps ps RMS ps Notes Over 10 6 UI Spectrally flat 2, 4 Spectrally flat 2 2 V RX-EYE Receive eye voltage opening 120 mvpp diff 1, 3 V RX-CM-CH-SRC Common mode noise from Rx mvpp 2 Notes: 1. Refer to Figure 4-41 for a description of how the Rx eye voltage is defined. 2. Accumulated over 10 6 UI. 3. Minimum eye is obtained by first injecting maximum Dj and then adjusting Rj until a minimum eye (defined by T RX-EYE ) is reached. Rj is filtered with a BPF having f C-LOW and f C-HIGH of 1.5 MHz and 100 MHz, respectively with step rolloff at 1.5 MHz and a 20 db/decade rolloff on the high side. Minimum eye width is defined for a sample size equivalent to a BER of Different combinations of T RX-HF-DJ-DD and T RX-HF-RMS are needed to measure T RX-TJ_CC and T RX-DJ-DD-CC. Copyright 2008, PCI-SIG, All Rights Reserved 21
22 5.0 GT/s Rx Tolerancing Parameters (common clock architecture) Parameter UI Units T RX-HF-RMS MHz RMS jitter 3.4 ps RMS Spectrally flat T RX-HF-DJ-DD Max Dj impinging on Rx under 88 ps 2, 4 test T RX-SSC-RES 100 MHz, respectively 33 khz Refclk residual with step rolloff -- at MHz psand a 20 T RX-LF-RMS db/decade <1.5 rolloff MHz RMS on jitter the high side ps RMS Spectrally flat T RX-MIN-PULSE Minimum single pulse applied at 120 ps 2 Rx V RX-MIN-MAX-RATIO Description Unit Interval without including of SSC Min/max pulse voltage ratio seen over an time interval of 2 UI ps Notes Over 10 6 UI 3. Rj is filtered with a BPF having f C-LOW and f C-HIGH of 1.5 MHz and Min Max 2 V RX-EYE Receive eye voltage opening 120 mvpp diff 1, 3 V RX-CM-CH-SRC Common mode noise from Rx mvpp 2 Notes: 1. Refer to Figure 4-41 for a description of how the Rx eye voltage is defined. 2. Accumulated over 10 6 UI. 3. Minimum eye is obtained by first injecting maximum Dj and then adjusting Rj until a minimum eye (defined by T RX-EYE ) is reached. Rj is filtered with a BPF having f C-LOW and f C-HIGH of 1.5 MHz and 100 MHz, respectively with step rolloff at 1.5 MHz and a 20 db/decade rolloff on the high side. Minimum eye width is defined for a sample size equivalent to a BER of Different combinations of T RX-HF-DJ-DD and T RX-HF-RMS are needed to measure T RX-TJ_CC and T RX-DJ-DD-CC. Copyright 2008, PCI-SIG, All Rights Reserved 22
23 Band limited Random Jitter On one hand it is clear by specifying f C-HIGH = 100 MHz with a 20 db/decade roll off that the Rj level is required to be down by 3dB at 100 MHz. This is further substantiated by the definition of f C-HIGH in the original workgroup documents and version 0.4 of the base specification. db(s(1,2)) Filter function applied to white Rj corresponds to: f C_LOW = 1.0 MHz, f C_HIGH = 20 MHz Rolloff = 20 db/decade -25 1E5 1E6 1E7 1E8 2E8 Copyright 2008, PCI-SIG, All Rights Reserved 23
24 Band limited Random Jitter On the other hand the note appears to require spectral flatness to 100MHz. The question is: How flat? Flatness to 100 MHz 3 db 2 db 1 db 0.5 db 0.25 db 0.1 db -3 db Frequency 100 MHz 133 MHz 200 MHz 300 MHz 420 MHz 666 MHz Copyright 2008, PCI-SIG, All Rights Reserved 24
25 Band limited Random Jitter What would happen if one tested the same receiver with 100 MHz and 666 MHz 3 db bandwidth Rj? If the receiver CDR jitter transfer bandwidth is less than 1.5 MHz nothing would happen If the CDR bandwidth was let s say 10 MHz then the receiver would see 91.4% of the Rj from the 100 MHz but as much as 98.7% from the 666 MHz source. Loop Magnitude Response 1-H(jw) (Observed Jitter Transfer Function) Jitter Frequency Copyright 2008, PCI-SIG, All Rights Reserved 25
26 Band limited Random Jitter The two requirements are inconsistent unless: HF Rj noise source that is spectrally flat from 1.5MHz to 100MHz before filtering. This spectrally flat noise source is then cascaded through two shaping filters: 1. A high pass filter with a step roll off that is 3dB down at 1.5MHz. 2. A low pass filter with a 20dB/decade roll off that is 3dB down at 100MHz. Copyright 2008, PCI-SIG, All Rights Reserved 26
27 Return loss requirements for 5 GT/s calibration channel Low Jitter Clock For Common Clock Architectures Only MHz Rj MHz Dj MHz Rj MHz Dj Already includes reflection DJ Σ From: Figure 4-39, Base Spec Rev. 2.0 Mod Input Clk Pattern Generator Return Loss (db) Σ DM/CM Crosstalk Calibration Channel ISI Receiver Under Test 100 MHz BER Maximum amount of allowed reflections S11 Any non-compliant reflections add in as non-compensable Dj Copyright 2008, PCI-SIG, All Rights Reserved 27
28 Going beyond T RX-HF-DJ-DD Search algorithms allow increasing of Sine jitter (Sj) until the failure point at each frequency is reached. CDR Response (Jitter Transfer function directly visible in Rx testing) Loop Magnitude Response Increase SJ 2.09 db CDR usually most sensitive to jitter just beyond the loop bandwidth. Indicates peaking in the inverse response, caused by deviation from ideal critical damping (2.09 db peaking) and/or delay in the closed loop response. 1-H(jw) (Observed Jitter Transfer Function) H(jw) (Loop Response) Jitter Frequency Copyright 2008, PCI-SIG, All Rights Reserved 28
29 Thank you for attending the 2008 For more information please go to Copyright 2008, PCI-SIG, All Rights Reserved 29
PCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationVirtex-6 FPGA GTX Transceiver Characterization Report
Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationAgilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief
Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationAgilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes
Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs
More informationCOMPLIANCE STATEMENT
COMPLIANCE STATEMENT Specification Specification name: PCIE-BASE-REV4.-CC-REFCLK Specification title: Common-clock Refclk Evaluation for PCIe v4. BASE (v1.) Specification owner: JitterLabs Device Under
More informationPCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair
PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair Copyright 2015, PCI-SIG, All Rights Reserved 1 Agenda PCIe Compliance Program Status PCIe Compliance Process Compliance Test
More informationRT-Eye PCI Express Compliance Module Methods of Implementation (MOI)
Technical Reference RT-Eye PCI Express Compliance Module Methods of Implementation (MOI) 071-2041-00 www.tektronix.com Copyright Tektronix. All rights reserved. Licensed software products are owned by
More informationPCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different
More informationTechnical Reference. Version 4.8. DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library
Technical Reference DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library Methods of Implementation (MOI) for Verification, Debug and Characterization Version 4.8 077-0267-01 www.tek.com
More informationReceiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation.
Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2 ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation 1 Agenda Receiver compliance testing fundamentals Generating stress
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationVirtex-5 FPGA RocketIO GTX Transceiver Characterization Report
Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report PCI Express 2.0 (5.0 Gb/s) Electrical Gb/s) Standard Electrical Standard [optional] [optional] Xilinx is disclosing this user guide, manual,
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationAgilent N5393C PCI Express Automated Test Application
Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2010 No part of this manual may be reproduced
More informationHigh-Speed Jitter Testing of XFP Transceivers
White Paper High-Speed Jitter Testing of XFP Transceivers By Andreas Alpert Abstract Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous
More informationPCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1
PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004
More informationSerial ATA Gen2 Jitter Tolerance Testing
Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.
More informationAchieving PCI Express Compliance Faster
Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market
More informationAgilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationPCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing
PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000
More informationCPU. PCIe. Link. PCIe. Refclk. PCIe Refclk. PCIe. PCIe Endpoint. PCIe. Refclk. Figure 1. PCIe Architecture Components
AN562 PCI EXPRESS 3.1 JITTER REQUIREMENTS 1. Introduction PCI Express () is a serial point-to-point interconnect standard developed by the Peripheral Component Interconnect Special Interest Group (PCI-SIG).
More informationSimplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title
Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol
More informationKeysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet
Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More informationR&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures
PCIe Compliance Test Test Procedures (=QFñ2) 1333229902 Test Procedures Version 03 This manual describes the PCIe compliance test procedures with the following options: R&S RTO-K81 (1326.0920.02) - PCIe
More informationPCIe 4.0 Physical Layer Transmitter and Receiver Testing
PCIe 4.0 Physical Layer Transmitter and Receiver Testing April 2017 Rick Eads PCI Express Solutions Planner Page Agenda PCIe 4.0 Ecosystem and Timeline PCIe 4.0 TX Testing and Tools PCIe U.2 Testing RX
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationCharacterizing Your PLL-based Designs To Manage System Jitter. Agilent Technologies
Characterizing Your PLL-based Designs To Manage System Jitter Rob Sleigh Greg D. Le Cheminant Agilent Technologies Copyright 2008 Agilent Technologies Page 1 Outline A review of digital communications
More informationAgilent N5393B PCI Express Automated Test Application
Agilent N5393B PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2009 No part of this manual may be reproduced
More informationCompliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for -USB3.0 Tektronix Korea YJ.PARK Differences from USB2.0 High-Speed 480MT/s No-SSC 2 wires for signaling Tx and Rx use the same wire 1 bi-directional link DC
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More informationUSB 3.0 Receiver Compliance Testing
USB 3.0 Receiver Compliance Testing Methods of Implementation Using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B Digital De-Emphasis Processor, Instrument Switch, and DSA/DSO/MSO71254B
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationRaj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY
Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution
More informationPCI Express Rx-Tx-Protocol Solutions
PCI Express Rx-Tx-Protocol Solutions Customer Presentation December 13, 2013 Agenda PCIe Gen4 Update PCIe Gen3 Overview PCIe Gen3 Tx Solutions Tx Demo PCIe Gen3 Rx Solutions Rx Demo PCIe Gen3 Protocol
More informationPredicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement
Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff (SiSoft) Mike Steinberger (SiSoft) Walter Katz (SiSoft) Barry Katz (SiSoft) Adge Hawes (IBM) Kent
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationIBIS-AMI Model Simulations Over Six EDA Platforms
IBIS-AMI Model Simulations Over Six EDA Platforms Romi Mayder, romi.mayder@xilinx.com Ivan Madrigal, ivan.madrigal@xilinx.com Brandon Jiao, brandon.jiao@xilinx.com Hongtao Zhang, hongtao.zhang@xilinx.com
More informationAgilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationPCIe Electromechanical Updates Yun Ling Intel Corporation
PCIe Electromechanical Updates Yun Ling Intel Corporation * Third party marks and brands are the property of their respective owners. Agenda 225/300 Watt High Power CEM Spec Overview System Volumetric
More informationMaster your next PCIe test PCI Express J-BERT M8020A High-Performance BERT. Application Brief
Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT Application Brief Table of Contents Revision History 3 Disclaimer 3 1 Introduction 4 2 PCI Express Specifications 4 3 PCI Express
More informationHigh Speed Design Testing Solutions
High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization
More informationPCI Express Application Software
PCI Express Application Software PCE3 and PCE Data Sheet PCE (Supports Gen 1/2) PCI Express 1.0 and 2.0 Characterization, Debug, and Compliance Testing Automated Measurements for PCI Express 1.x and 2.0
More informationJitter Basics Lab Using SDAIII & Jitter Sim
Jitter Basics Lab Using SDAIII & Jitter Sim TUTORIAL August 1, 2012 Summary JitterSim is a math function, enabled by the Serial Data Analysis option, which allows various aspects of jitter to be simulated
More informationProposal for modeling advanced SERDES
Proposal for modeling advanced SERDES IBM, Cadence June 2006 1 CADENCE DESIGN SYSTEMS, INC. Presenters, Contributors Presenters / Contributors 1. Joe Abler IBM Systems & Technology Group High Speed Serial
More informationin Synchronous Ethernet Networks
Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008 Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE
More informationPCIe 2.0 Compliance Test
M1 OSCILLOSCOPE TOOLS by ASA Corp. PCIe 2.0 Compliance Test Data Sheet 1 Description...1 2 General Comments...1 3 System Requirements...1 3.1 Hardware and OS...2 3.2 M1 Version...2 3.3 Oscilloscope Requirements...2
More informationKeysight N4880A Reference Clock Multiplier
Keysight Reference Clock Multiplier Achieve Accurate and Simplified Receiver Test for PCI Express, SD UHS-II Host and MIPI M-PHY Devices Data Sheet Multiply reference clocks from 19.2 to 100 MHz to provide
More informationSerial ATA International Organization
SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 June 4, 2009 Serial ATA Interoperability Program Revision 1.4 SyntheSys Research, Inc. MOI for RSG Tests (using BERTScope 7500B
More informationPCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite
Freescale Semiconductor Document Number: AN4784 Rev. 0, 10/2013 PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite This document provides a description of procedures, tools, and criteria
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationAN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices
AN 608: HST Jitter and BER Estimator Tool or Stratix IV GX and GT Devices July 2010 AN-608-1.0 The high-speed communication link design toolkit (HST) jitter and bit error rate (BER) estimator tool is a
More informationEPSON. Technical Note. Oscillator Jitter and How to Measure It. Introduction. Jitter. Cycle-Cycle Jitter
1960 E. Grand Ave., 2 nd Floor El Segundo, California 90245 Phone: 310.955.5300 Fax: 310.955.5400 Technical Note Oscillator Jitter and How to Measure It Introduction Jitter is a term that is becoming widely
More informationCKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL
19-2405; Rev 0; 4/02 10Gbps 16:1 Serializer General Description The 16:1 serializer is optimized for 10.3Gbps and 9.95Gbps Ethernet applications. A serial clock output is provided for retiming the data
More informationN5393C PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes
N5393C PCI Express 3.0 (Gen3) Software for Infiniium Oscilloscopes Data Sheet Table of Contents Features...3 Benefits...4 Easy Test Definition...5 PCI Express 3.0...6 Configurability and Guided Connections....7
More informationKeysight N5990A DisplayPort Extended Tests Embedded DisplayPort
Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any
More informationKeysight Technologies
Keysight Technologies How to Pass Receiver Test According to PCI Express 3.0 CEM Specification with Add-In Cards and Motherboards Application Note Table of Contents 1. Introduction...3 2. Overview of the
More informationAdvanced Techniques for Validating PCI Express 4.0 Transmitters and Receivers Rick Eads Principal PCIe Tools Planner Keysight Technologies
Advanced Techniques for Validating PCI Express 4.0 Transmitters and Receivers Rick Eads Principal PCIe Tools Planner Keysight Technologies Page Agenda PCIe 4.0 Ecosystem and Timeline PCIe 4.0 TX Testing
More informationUSB Type-C Active Cable ECN
USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 Introduction Scope Requirements for active
More information10GBASE-KR for 40G Backplane
1GBASE-KR for 4G Backplane Nov 7 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline This contribution discusses, - Performance based on 1GBASE-KR Std - Theoretical Limit (Saltz SNR) and Time Domain
More informationExtending HyperTransport Technology to 8.0 Gb/s in 32-nm SOI-CMOS Processors
Extending HyperTransport Technology to 8.0 Gb/s in 32-nm SOI-CMOS Processors Bruce Doyle, Alvin Loke, Sanjeev Maheshwari, Charles Wang, Dennis Fischette, Jeffrey Cooper, Sanjeev Aggarwal, Tin Tin Wee,
More informationInfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx
Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission
More informationOn the Modeling and Analysis of Jitter in ATE Using Matlab
On the Modeling and Analysis of Jitter in ATE Using Matlab Kyung Ki Kim, Jing Huang, Yong-Bin Kim, Fabrizio Lombardi Department of Electrical and Computer Engineering Northeastern University, Boston, MA,
More informationSerial Link Analysis and PLL Model
25. July 2007 Serial Link Analysis and PLL Model September 11, 2007 Asian IBIS Summit, Beijing China Huang Chunxing huangchunxing@huawei.com www.huawei.com HUAWEI TECHNOLOGIES Co., Ltd. Agenda High-speed
More informationPCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments
Copyright 2005, PCI-SIG, All Rights Reserved 1 PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments Copyright 2005, PCI-SIG, All Rights Reserved 2 Agenda Overview of CompactPCI
More informationPI6C GND REF_IN+ V TH V REF-AC REF_IN- Q0+ Q0- Q1+ Q1- VDD. 6 GHz / 12 Gbps Clock / Data Fanout Buffer with Internal Termination.
Features ÎÎInput Clock Frequency up to 6 GHz Typical ÎÎMaximum Input Data Rate up to 12 Gbps Typical ÎÎ2 pairs of differential CML outputs ÎÎLow additive jitter, < 0.05ps (max) ÎÎInput accepts: CML, LVDS,
More informationVirtex-6 FPGA GTX Transceiver OTU1 Electrical Interface
Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for
More informationPCI Express Transmitter Compliance and Debug
PCI Express Transmitter Compliance and Debug PCE3 Datasheet Features & Benefits PCIe Test Support: Supports Compliance and Validation of PCIe Gen1/2/3 Interfaces based on PCIe Base and CEM Specifications
More informationADS USB 3.1 Compliance Test Bench
ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation
More informationSAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More information3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION
3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with TERNAL PUT TERMATION FEATURES Selects among four differential inputs Guaranteed AC performance over temp and voltage: DC-to > 3.2Gbps data rate throughput
More informationMECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009
MECT Series Final Inch Designs in SFP+ Applications Revision Date: August 20, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group LLC COPYRIGHTS,
More informationAn Overview of High-Speed Serial Bus Simulation Technologies
An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -.15
More informationPI6C GHz 1:4 LVPECL Fanout Buffer with Internal Termination GND Q0+ Q0- REF_IN+ V TH V REF-AC REF_IN- Q1+ Q1- Q2+ Q2- Q3+ Q3- VDD.
Features ÎÎInput Clock Frequency up to 6 GHz Typical ÎÎ4 pairs of differential LVPECL outputs ÎÎLow additive jitter, < 0.05ps (max) ÎÎInput CLK accepts: LVPECL, LVDS, CML, SSTL input level ÎÎOutput to
More informationPCI Express Transmitter Compliance and Debug DPO/MSO Series Option PCE3 Datasheet
PCI Express Transmitter Compliance and Debug DPO/MSO Series Option PCE3 Datasheet Automated DUT control. Automatically control the DUT and step it through the various supported speeds and presets necessary
More information2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION
2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH TERNAL PUT TERMATION FEATURES Selects among four differential inputs Guaranteed AC performance over temp and voltage: DC-to > 3.2Gbps data rate throughput
More informationEnabling MIPI Physical Layer Test
Enabling MIPI Physical Layer Test High Speed Test and Characterization High Speed Digital Test The Explosion of Functions within Mobile Devices Multiple RF functions GPS Bluetooth WCDMA GSM WLAN FM Multiple
More informationCharacterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
More informationSHFP-GE-B Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 80km, 0~70 C 1490/1550nm DFB/PIN
SHFP-GE-B80 1.25Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 80km, 0~70 C 1490/1550nm DFB/PIN SHFP-GE-B80 high performance, cost-effective 1.25G BiDi SFP transceiver complies
More informationReference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation
Menu Overview A wide range of "auxiliary" setup functions is provided in the GB1400 Generator and Analyzer Menu systems. To enter the Generator or Analyzer Menu system, simply press the instrument's F1
More informationPI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram
s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current
More informationEqualizing PCI Express Gen 1, 2, and 3 Channels with the VSC3308 and VSC3316. Application Note
Equalizing PCI Express Gen 1, 2, and 3 Channels with the VSC3308 and VSC3316 VPPD-02558 March 2010 Vitesse Corporate Headquarters 741 Calle Plano Camarillo, California 93012 United States www.vitesse.com
More informationUsing PEX 8648 SMA based (SI) Card
Using PEX 8648 SMA based (SI) Card White Paper Version 1.3 July 2010 Website: Technical Support: www.plxtech.com www.plxtech.com/support Copyright 2008 by PLX Technology, Inc. All Rights Reserved Version
More information89HPES24T3G2 Hardware Design Guide
89H Hardware Design Guide Notes Introduction This document provides system design guidelines for IDT 89H PCI Express (PCIe ) 2. base specification compliant switch device. The letters "G2" within the device
More informationEZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes
EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet EZJIT Plus software includes all of the basic jitter analysis features of EZJIT and adds the following advanced analysis capabilities:
More informationASNT_MUX64 64Gbps 2:1 Multiplexer
ASNT_MUX64 64Gbps 2:1 Multiplexer 105ps data phase shift capability for both data inputs VCO s from 20GHz to 32.1GHz User selectable clock divide by 2 to 512 sync output for scope triggering 17ps Rise/Fall
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More informationSerial ATA International Organization
Serial ATA International Organization Version: 1.0RC 1-Febuarary 2007 Serial ATA Interoperability Program Revision 1.1 Agilent Technologies, Inc. Method of Implementation (MOI) Document for SATA PHY, TSG
More information