Advanced Jitter Analysis with Real-Time Oscilloscopes

Size: px
Start display at page:

Download "Advanced Jitter Analysis with Real-Time Oscilloscopes"

Transcription

1 with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager

2 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 2

3 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 3

4 Jitter and Time Interval Error (TIE) On an oscilloscope we monitor the waveform transitions and note the jitter at each transition point. This is called the Time Interval Error (TIE) record. Slide 4

5 Jitter Components Total Jitter (TJ) Bounded UnBounded Deterministic Jitter (DJ) Random Jitter (RJ) Correlated with Data (DDJ) Uncorrelated with Data (BUJ) DutyCycle Distortion (DCD) Tr, Tf D InterSymbol Interference (ISI) Settling Time Reflections Non Flat Freq Response Non Periodic (ABUJ) Crosstalk Non Linear Clock Recovery One-Time Event Acronyms: DDJ: Data Dependent Jitter BUJ: Bounded Uncorrelated Jitter Periodic Jitter (PJ) Clocks Crosstalk Gaussians (s, RJ RMS ) Thermal ABUJ: Aperiodic Bounded Uncorrected Jitter Slide 5 Shot 1/f Burst

6 Jitter Decomposition Overview Waveform Acquisition Clock Reference Evaluate TIE Complete TIE Record DDJ Analysis DDJ: TIE per Bit RJ Extraction RJ/PJ TIE Record Dual Dirac Analysis Reported Values of TJ, RJ, DJ DD Slide 6

7 Jitter Decomposition with Dual Dirac Assumption Fit the RJ Gaussian curve to both tails of the TIE histogram or Jitter Probability Density Function (PDF) DJ DD s L Total Jitter pp (BER) = DJ DD + ns n = f(target BER) For instance for BER = n ~ 14 s = RJrms The jitter that composes DJ DD comes from the deterministic components 7s for BER. s R L R Slide 7

8 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 8

9 Instruments for Jitter Analysis Descriptions Real-Time Scope Sampling Scope Bit Error Ratio Tester (BERT) Measurement Estimates jitter Estimates jitter Measures jitter Analysis mode Clock reference Based on Dual-Dirac Model Software clock recovery and accepts explicit clock Based on Dual-Dirac Model Hardware clock recovery Accumulate and compare 3 times the BER level bits for 95% confidence level E.g. 3x10 12 bits are received without error to meet the BER target Hardware clock recovery Speed Fast (Seconds) Fast (Seconds) Slow (Minutes or Hours) - depends on time to accumulate the bits Report jitter components Yes Yes No Slide 9

10 Jitter Components Reported by Scope and the Caveats TJ pp (BER) Bounded UnBounded DJ DD RJ rms DDJ pp BUJ DD DCD mean ISI PJ dd pp ABUJ rms PJ rms DDPWS mean F/2 mean (Even/Odd) Caveats of jitter decomposition: 1. Jitter decomposition does not follow a linear bottom-up flow. 2. Algorithm is based on Dual-Dirac model and is an approximation, not the exact value. 3. Each jitter component may have a different unit value (rms, dual-dirac (dd), peak-to-peak (pp), mean, etc.) 4. Not every component has a result. Some are convolved with other components and not separable. E.g. DJ pp, PJ pp, ABUJ dd and ABUJ pp (crosstalk) are not separable and reported. 5. Other jitter components can be calculated separately from the jitter decomposition algorithm (in purple). Slide 10

11 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 11

12 time error Spectral vs. Tail Fit Jitter Decomposition Random Jitter (RJ) Extraction Methods RJ Extraction Methods Rationale Spectral Speed/Consistency to Past Measurements Accuracy in low Crosstalk or Aperiodic Bounded Uncorrelated Jitter (ABUJ) conditions 0 0 likely to contain PJ PJ threshold freq Tail Fit General Purpose Accuracy in high Crosstalk or ABUJ conditions Histogram Object Slide 12

13 time error time error Spectral Method PJ Threshold Measurement Details likely to contain PJ Periodic Jitter (PJ) threshold is chosen by experimentation. PJ threshold 0 0 freq likely to contain PJ Integrate PSD to derive RJ RMS Sum the PJ components for PJ RMS PJ threshold 0 0 freq Slide 13

14 Spectral Method PJ Threshold Handling of Different RJ, PJ Spectral Content Separation occurs as described Is it RJ or PJ? What do you do in this case? Slide 14

15 Spectral Method PJ Threshold Non-linear Period Jitter (PJ) threshold can help Wide RJ Bandwidth Analysis Narrow RJ Bandwidth Analysis Non-Linear PJ Threshold Linear and Flat PJ Threshold RJ RMS = 1.06ps PJ DD = 93.17ps RJ RMS = 9.66ps PJ DD = 27.18ps Which PJ Threshold or RJ bandwidth analysis do you choose? Slide 15

16 Spectral Method Wide vs. Narrow Wide RJ Bandwidth Narrow RJ Bandwidth Wide RJ under reports TJ Narrow RJ more accurately reports TJ Smoothness of slope continuity between measured and extrapolated result on the bathtub plot indicates the better PJ threshold (RJ bandwidth) method. Slide 16

17 Spectral Method with Presence of Crosstalk or ABUJ (ABUJ = Aperiodic Bounded Uncorrelated Jitter) Something is wrong here... Using the slope continuity concept we expect the extrapolated curve to look like this. The RJ/PJ spectral extraction does not deal with Crosstalk or ABUJ well. The RJ is overestimated severely. Slide 17

18 ABUJ: Crosstalk or Ground Bounce Amplitude interference uncorrelated with data and not periodic in nature. Victim Gaussian Slope continuity Aggressor Dv No crosstalk Bathtub and RJ,PJ Histogram Victim Out Slope discontinuity Non-Gaussian Dt Dt = Dv/Slope victim With crosstalk Bathtub and RJ,PJ Histogram Slide 18

19 Tail Fit Method Gaussian Extraction Measurement Detail Histogram and Gaussian fit to right tail 1. Fit a Gaussian characteristic to the right and left extremes of the RJ/PJ histogram distribution jitter, ps 2. Actual data is never smooth Find low probability event (crosstalk) at the end of tail that does not fit Gaussian characteristics. Histogram Fits. True RJrms = 2, PJmax = Slide 19

20 What Makes Tail Fit Hard Measurement Detail Histogram Object High Precision Low accuracy Fit Window DJ end Noisy data Low Precision High accuracy Hard to detect Crosstalk events out in the tail. Might take longer time for Tail Fit results to converge Curve fit error Slide 20

21 RJ Extraction with Presence of Crosstalk (ABUJ) Spectral vs. Tail Fit Extraction No Crosstalk With Crosstalk Spectral Extraction Spectral Extraction Slope discontinuity. Over reports RJ. Tail Fit Extraction Tail Fit Extraction Analyze the bathtub plot with both RJ extraction modes to explore the presence of crosstalk or ground bounce. Slide 21

22 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 22

23 Jitter Analysis with Crosstalk Removal Tool Crosstalk Identification Which signals are coupling onto your victim? Crosstalk Quantification How much error and jitter do each aggressor add to your victim? Crosstalk Removal for Jitter Analysis What would your signal look without crosstalk present on victim? How much jitter margin can be recovered without crosstalk? If the signal was failing the jitter spec, can it pass without crosstalk? Assist in making important design decisions: Is it worth reducing crosstalk impact in design? Where to improve? Slide 23

24 Remove Crosstalk from Victim Signal Power supply aggressor signal Original serial data victim signal Serial data victim signal with crosstalk removed Eye diagram with crosstalk Eye diagram without crosstalk Slide 24

25 Features of the N8833A Crosstalk Analysis Application 1. Analyze up to four signals (victim or aggressor) at once. 2. Remove Near-End Crosstalk (NEXT), Far- End Crosstalk (FEXT) and Power Supply Crosstalk from Victim signal. 3. Plot waveform without crosstalk on the scope which can be: Used for eye diagram, jitter decomposition, de-embedding, equalization and mask test Saved as a waveform file Slide 25

26 Crosstalk Analysis Setup 1. Probe up to 4 signals (Aggressors or victims). No simulation models or inputs are required. 2. Setup the victim signal. 4. The app reports the amount of crosstalk from each aggressors and return a waveform without crosstalk for analysis. 3. Set the number of aggressors and configure the aggressor type. Slide 26

27 Power Supply Crosstalk on Victim No Power Supply Aggressor With Power Supply Aggressor on the Transmitter PLL Noise and Data TIE correlates Clean Power Supply Noise Power Supply TIE Trend TIE Trend Slide 27

28 Removing Power Supply Crosstalk from Victim With Power Supply Crosstalk on the Transmitter PLL Power Supply Crosstalk Removed with Improvement on Data TIE Trend TIE Trend with glitch removed Noise Power Supply Noise Power Supply TIE Trend TIE Trend Slide 28

29 Removing Power Supply Crosstalk from Victim Measured Victim Without Crosstalk Measured Victim with Power Supply Crosstalk Eye diagram correlates Victim after Power Supply Crosstalk removed Slide 29

30 Jitter Improvement Without Power Supply Crosstalk Compare jitter results before and after crosstalk removal. Jitter with Crosstalk TJ = 158ps PJdd = 58ps DJdd = 68ps Jitter without Crosstalk An Improvement of 20% to Total Jitter without Crosstalk. TJ = 124ps PJdd = 27ps DJdd = 33ps Slide 30

31 Analyze Crosstalk & Noise that Contributes to Jitter The crosstalk application can remove the ideal, ISI and return Unknown Crosstalk + Noise (residual) content. Perform further analysis on this residual waveform with measurements such as FFT, markers, etc. to root cause the source of aggressor. Remove: Ideal + ISI of Victim Show: Only Unknown Crosstalk + Noise Measured waveform = Ideal + ISI + Unknown XT + Noise 150 MHz clock coupled into the serial data signal inside the package Simulated waveform = Unknown XT + Noise FFT on Unknown Crosstalk + Noise Slide 31

32 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 32

33 Influence of Scope Noise to Jitter Performance Random jitter will vary with slew rates. 1. Every scope has intrinsic vertical noise floor. This vertical noise can translate into horizontal jitter. 2. As signal slew rate decreases, vertical noise increases the random jitter. 3. Measured random jitter is a function of signal slew rate, scope noise and scope sample clock jitter. Slide 33

34 Scope Random Jitter Removal Calibrate and remove scope random jitter contribution Scope RJ calibration is available to remove the contribution of scope noise to measured RJ. User is asked to disconnect the signal from Channel to measure the ACV rms noise for the current Vertical setting. Slide 34

35 Other Jitter Measurement Considerations Gain Margin by removal of Scope contribution to RJ Signal with Fast Rise Time DUT TX With no Scope RJ removal DUT TX Lossy Channel After Scope RJ removal Gain margin through scope RJ removal. Slide 35

36 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method Jitter Analysis with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 36

37 Jitter Analysis with BER Eye Contour Estimate Jitter and Eye Opening to various BER level Specify the BER eye contours you want the scope to plot. Specify which BER contour to highlight in red. BER Eye Contours Eye Contour at BER Slide 37

38 BER Eye Contour matches Jitter Decomposition Results matches at various threshold settings 0 V Jitter at 0 V threshold The BER eye contour width agrees with TJ BER result at ~41ps at 0V threshold. 100 mv Jitter at 100 mv threshold The BER eye contour width agrees with TJ BER result at ~53ps at 100mV threshold. Slide 38

39 Analyze Jitter at Various Test Points Jitter Analysis with De-embedding and Equalization + Tx - Txp Txn Connector Channel Connector Rxp Rxn + Rx - EQ After Scope De-embedding to the TX point Measurement Node After Scope Equalization Slide 39

40 Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method Jitter Analysis with Crosstalk Removal Tool Scope Random Jitter Removal from Jitter Analysis Other Tools to Consider for Jitter Analysis Summary Slide 40

41 Keysight Real-Time Scope Jitter Analysis Tools N5400A EZJIT Plus for Jitter Analysis and RJ Scope Removal Calibration N8823A EZJIT Complete for Vertical Noise Analysis E2688A High-Speed SDA for Reference Clock Recovery and Eye Analysis N8827A PAM-4 Clock Recovery N8833A Crosstalk Analysis and Removal Application N5461A Serial Data Equalization Software N5465A InfiniiSim De-embedding Software BER Eye Contour Comes standard with E2688A and N8823A Slide 41

42 time error Jitter Analysis Summary 1.2 Histogram Object likely to contain PJ PJ threshold 0.2 Dual Dirac Model for Jitter Decomposition 0 0 Spectral vs. Tail Fit for ABUJ (Crosstalk) Jitter Analysis freq Slope discontinuity Use Smoothness of Slop Continuity on the Bathtub Curve Use Crosstalk Removal Tool to Recover Jitter Margins Scope Random Jitter Removal BER Eye Contour, De-embedding and Equalization for Jitter Analysis Slide 42

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope

More information

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents

More information

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter

More information

Jitter Basics Lab Using SDAIII & Jitter Sim

Jitter Basics Lab Using SDAIII & Jitter Sim Jitter Basics Lab Using SDAIII & Jitter Sim TUTORIAL August 1, 2012 Summary JitterSim is a math function, enabled by the Serial Data Analysis option, which allows various aspects of jitter to be simulated

More information

EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes

EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet EZJIT Plus software includes all of the basic jitter analysis features of EZJIT and adds the following advanced analysis capabilities:

More information

Analyzing Digital Jitter and its Components

Analyzing Digital Jitter and its Components 2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview

More information

On the Modeling and Analysis of Jitter in ATE Using Matlab

On the Modeling and Analysis of Jitter in ATE Using Matlab On the Modeling and Analysis of Jitter in ATE Using Matlab Kyung Ki Kim, Jing Huang, Yong-Bin Kim, Fabrizio Lombardi Department of Electrical and Computer Engineering Northeastern University, Boston, MA,

More information

High-Speed Jitter Testing of XFP Transceivers

High-Speed Jitter Testing of XFP Transceivers White Paper High-Speed Jitter Testing of XFP Transceivers By Andreas Alpert Abstract Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous

More information

Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation.

Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation. Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2 ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation 1 Agenda Receiver compliance testing fundamentals Generating stress

More information

5 GT/s and 8 GT/s PCIe Compared

5 GT/s and 8 GT/s PCIe Compared 5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking

More information

PCI Express 4.0. Electrical compliance test overview

PCI Express 4.0. Electrical compliance test overview PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link

More information

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005 Specifying Crosstalk Adam Healey Agere Systems May 4, 2005 Proposal Use the power-sum crosstalk (MDNEXT and MDFEXT) limits proposed by D Ambrosia et al. [1] as the normative specification for crosstalk.

More information

What the Dual-Dirac Model is and What it is Not

What the Dual-Dirac Model is and What it is Not What the Dual-Dirac Model is and What it is Not Ransom Stephens October, 006 Abstract: The dual-dirac model is a simple tool for estimating total jitter defined at a bit error ratio, TJ(BER), for serial

More information

Crosstalk Analysis Application

Crosstalk Analysis Application Crosstalk Analysis Application User's Guide Notices Keysight Technologies, Inc. 2009-2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval

More information

Keysight N8833A and N8833B Crosstalk Analysis Application for Real-Time Oscilloscopes. Data Sheet

Keysight N8833A and N8833B Crosstalk Analysis Application for Real-Time Oscilloscopes. Data Sheet Keysight N8833A and N8833B Crosstalk Analysis Application for Real-Time Oscilloscopes Data Sheet Introduction Increased data communication speeds as well as the increased circuit density of mobile devices

More information

Jitter and Real-Time Eye Oscilloscope Webcast

Jitter and Real-Time Eye Oscilloscope Webcast Jitter and Real-Time Eye Oscilloscope Webcast May 28, 2015 Daniel Bogdanoff Oscilloscope Product Manager Agilent s Electronic Measurement Group is now Keysight Technologies. Keysight Technologies Inc.

More information

N1014A SFF-8431 (SFP+)

N1014A SFF-8431 (SFP+) DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets

More information

Automotive Ethernet BroadR-Reach

Automotive Ethernet BroadR-Reach Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity

More information

PCI Express Link Equalization Testing 서동현

PCI Express Link Equalization Testing 서동현 PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration

More information

Effortless Burst Separation

Effortless Burst Separation DDR Debug Toolkit Key Features Read/Write burst separation with a push of a button Simultaneous analysis of four different measurement views View up to 10 eye diagrams with mask testing and eye measurements

More information

An Overview of High-Speed Serial Bus Simulation Technologies

An Overview of High-Speed Serial Bus Simulation Technologies An Overview of High-Speed Serial Bus Simulation Technologies Asian IBIS Summit, Beijing, China September 11, 27.25.2.15.1.5 -.5 -.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -.15

More information

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed

More information

Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software

Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet 02 Keysight N6468A SFP+ Electrical Performance Validation and Conformance

More information

BERTScope Bit Error Rate Testers Jitter Map Under the Hood A New Methodology for Jitter Separation

BERTScope Bit Error Rate Testers Jitter Map Under the Hood A New Methodology for Jitter Separation BERTScope Bit Error Rate Testers Jitter Map Under the Hood A New Methodology for Jitter Separation Application Note Abstract Jitter Map is a capability on the BERTScope that uses BER measurements tomeasure

More information

Virtex-6 FPGA GTX Transceiver Characterization Report

Virtex-6 FPGA GTX Transceiver Characterization Report Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation

More information

Serial ATA Gen2 Jitter Tolerance Testing

Serial ATA Gen2 Jitter Tolerance Testing Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.

More information

Proposal for modeling advanced SERDES

Proposal for modeling advanced SERDES Proposal for modeling advanced SERDES IBM, Cadence June 2006 1 CADENCE DESIGN SYSTEMS, INC. Presenters, Contributors Presenters / Contributors 1. Joe Abler IBM Systems & Technology Group High Speed Serial

More information

in Synchronous Ethernet Networks

in Synchronous Ethernet Networks Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008 Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE

More information

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different

More information

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent

More information

DisplayPort 1.4 Webinar

DisplayPort 1.4 Webinar DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and

More information

Agilent N5393C PCI Express Automated Test Application

Agilent N5393C PCI Express Automated Test Application Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2010 No part of this manual may be reproduced

More information

Comparison of BER Estimation Methods which Account for Crosstalk

Comparison of BER Estimation Methods which Account for Crosstalk Comparison of BER Estimation Methods which Account for Crosstalk As presented at DesignCon 2009 Co-authored by: Michael Steinberger, Signal Integrity Software, Inc. msteinb@sisoft.com Barry Katz, Signal

More information

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection

More information

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, hongtao@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Xiaoqing Dong, dongxiaoqing82@huawei.com Geoff Zhang, geoffz@xilinx.com Outline

More information

IBIS-AMI Model Simulations Over Six EDA Platforms

IBIS-AMI Model Simulations Over Six EDA Platforms IBIS-AMI Model Simulations Over Six EDA Platforms Romi Mayder, romi.mayder@xilinx.com Ivan Madrigal, ivan.madrigal@xilinx.com Brandon Jiao, brandon.jiao@xilinx.com Hongtao Zhang, hongtao.zhang@xilinx.com

More information

USB Type-C Active Cable ECN

USB Type-C Active Cable ECN USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 Introduction Scope Requirements for active

More information

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any

More information

Explore your design space including IBIS AMI models with Advanced Channel Simulation

Explore your design space including IBIS AMI models with Advanced Channel Simulation Explore your design space including IBIS AMI models with Advanced Channel Simulation Heidi Barnes Vincent Poisson Presenter: May, 2013 Agenda How good is my PHY? Channel Simulation Options Spice (Circuit

More information

RT-Eye PCI Express Compliance Module Methods of Implementation (MOI)

RT-Eye PCI Express Compliance Module Methods of Implementation (MOI) Technical Reference RT-Eye PCI Express Compliance Module Methods of Implementation (MOI) 071-2041-00 www.tektronix.com Copyright Tektronix. All rights reserved. Licensed software products are owned by

More information

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document 40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document Last Updated: March 26, 2013 10:00am 40 and 100 Gigabit Ethernet Consortium 121 Technology

More information

EPSON. Technical Note. Oscillator Jitter and How to Measure It. Introduction. Jitter. Cycle-Cycle Jitter

EPSON. Technical Note. Oscillator Jitter and How to Measure It. Introduction. Jitter. Cycle-Cycle Jitter 1960 E. Grand Ave., 2 nd Floor El Segundo, California 90245 Phone: 310.955.5300 Fax: 310.955.5400 Technical Note Oscillator Jitter and How to Measure It Introduction Jitter is a term that is becoming widely

More information

AN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices

AN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices AN 608: HST Jitter and BER Estimator Tool or Stratix IV GX and GT Devices July 2010 AN-608-1.0 The high-speed communication link design toolkit (HST) jitter and bit error rate (BER) estimator tool is a

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

How to Solve DDR Parametric and Protocol Measurement Challenges

How to Solve DDR Parametric and Protocol Measurement Challenges How to Solve DDR Parametric and Protocol Measurement Challenges Agilent DTD Scopes and Logic Analyzer Division Copyright 2008 Agilent Technologies Solve DDR Phy & Protocol Challenges Page 11 25 September

More information

COMPLIANCE STATEMENT

COMPLIANCE STATEMENT COMPLIANCE STATEMENT Specification Specification name: PCIE-BASE-REV4.-CC-REFCLK Specification title: Common-clock Refclk Evaluation for PCIe v4. BASE (v1.) Specification owner: JitterLabs Device Under

More information

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting

More information

Understanding and Performing Precise Jitter Analysis

Understanding and Performing Precise Jitter Analysis Understanding and Performing Precise Jitter Analysis Rapidly ascending clock rates and tighter timing margins are creating a need for jitter and timing measurements in mainstream circuits Introduction

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with

More information

JitKit. Operator's Manual

JitKit. Operator's Manual JitKit Operator's Manual March, 2011 LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 578-6020, Fax: (845) 578 5985 Internet: www.lecroy.com 2011 by LeCroy Corporation.

More information

QPHY-USB3.1-TX-RX. Instruction Manual

QPHY-USB3.1-TX-RX. Instruction Manual QPHY-USB3.1-TX-RX USB3.1 Serial Data Compliance Software Instruction Manual Revision A November, 2017 Related to version: XStreamDSO 8.5.x.x. QualiPHY 8.5.x.x. 700 Chestnut Ridge Road Chestnut Ridge, NY,

More information

WAVECREST Corporation. PCI Express Measurements with the WAVECREST SIA Application Note No REV A

WAVECREST Corporation. PCI Express Measurements with the WAVECREST SIA Application Note No REV A WAVECREST Corporation PCI Express Measurements with the WAVECREST SIA-3000 Application Note No. 141 This page intentionally left blank. WAVECREST Corporation continually engages in research related to

More information

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs

More information

Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software

Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software Ihr Spezialist für Mess- und Prüfgeräte Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software For Infiniium Oscilloscopes Data Sheet The Keysight Technologies, Inc. High-

More information

Keysight Infiniium Oscilloscopes Software

Keysight Infiniium Oscilloscopes Software Release Notes Keysight Infiniium Oscilloscopes Software This software is designed to run on the Keysight Infiniium 9000 Series, S-Series, 90000A Series, 90000 X-Series, V-Series, 90000 Q-Series, and Z-Series

More information

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000

More information

High Speed Design Testing Solutions

High Speed Design Testing Solutions High Speed Design Testing Solutions - Advanced Tools for Compliance, Characterization and Debug name title Agenda High-Speed Serial Test Challenges High-Speed Serial Test Simplified - Characterization

More information

Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes

Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes Data Sheet Table of Contents Features...3 Benefits... 4 Easy

More information

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car Agenda Time Module Topics Covered 9:30 11:00 Wireless Technologies that Enable the 11:00 12:00 V2X: Car-to-X Communication (802.11 and LTE-V) Cellular, Wifi, Automotive Radar, BlueTooth, GNSS, NFC, WPC/TPS/RKE

More information

High-speed I/O test: The ATE paradigm must change

High-speed I/O test: The ATE paradigm must change High-speed I/O test: The ATE paradigm must change 2005 VLSI Test Symposium Session 4C Burnie West May 2005 Outline The brave new world Test methodology PHY testing Functional testing ATE specifications

More information

PCI Express Electrical Basics

PCI Express Electrical Basics PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification

More information

Tektronix Innovation Forum

Tektronix Innovation Forum Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda

More information

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report PCI Express 2.0 (5.0 Gb/s) Electrical Gb/s) Standard Electrical Standard [optional] [optional] Xilinx is disclosing this user guide, manual,

More information

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &

More information

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm

More information

ECE 497 JS Lecture - 21 Noise in Digital Circuits

ECE 497 JS Lecture - 21 Noise in Digital Circuits ECE 497 JS Lecture - 21 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - NL05 program available -

More information

Technical Reference. Version 4.8. DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library

Technical Reference. Version 4.8. DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library Technical Reference DPOJET Opt. PCE, PCE3, PCE4 PCI Express Measurements & Setup Library Methods of Implementation (MOI) for Verification, Debug and Characterization Version 4.8 077-0267-01 www.tek.com

More information

Debugging and Compliance Testing of Serial Designs

Debugging and Compliance Testing of Serial Designs Debugging and Compliance Testing of Serial Designs Agenda High Speed Serial Data Fundamentals Introduction Architecture and common elements Performance requirements Filtering/Equalization Probing/Signal

More information

Serial Link Analysis and PLL Model

Serial Link Analysis and PLL Model 25. July 2007 Serial Link Analysis and PLL Model September 11, 2007 Asian IBIS Summit, Beijing China Huang Chunxing huangchunxing@huawei.com www.huawei.com HUAWEI TECHNOLOGIES Co., Ltd. Agenda High-speed

More information

Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance

Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance For Infiniium Oscilloscopes Data Sheet 02 Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance

More information

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff (SiSoft) Mike Steinberger (SiSoft) Walter Katz (SiSoft) Barry Katz (SiSoft) Adge Hawes (IBM) Kent

More information

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for

More information

Agilent N5393B PCI Express Automated Test Application

Agilent N5393B PCI Express Automated Test Application Agilent N5393B PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2009 No part of this manual may be reproduced

More information

PCI Express 4.0 Test Solution

PCI Express 4.0 Test Solution PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully

More information

PCI Express Rx-Tx-Protocol Solutions

PCI Express Rx-Tx-Protocol Solutions PCI Express Rx-Tx-Protocol Solutions Customer Presentation December 13, 2013 Agenda PCIe Gen4 Update PCIe Gen3 Overview PCIe Gen3 Tx Solutions Tx Demo PCIe Gen3 Rx Solutions Rx Demo PCIe Gen3 Protocol

More information

DisplayPort Testing Challenges

DisplayPort Testing Challenges DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview

More information

NBASE-T and IEEE802.3bz Ethernet Testing 7 MARCH 2016

NBASE-T and IEEE802.3bz Ethernet Testing 7 MARCH 2016 NBASE-T and IEEE802.3bz Ethernet Testing Agenda Market Drivers for 2.5G/5G Ethernet Data Rates 2.5G/5G Ethernet Transmitter Test Challenges and Solutions Testing Approach for 2.5G/5G Data Rates Information/Resources

More information

Wavecrest SIA-3000 THE REFERENCE STANDARD FOR SIGNAL INTEGRITY ANALYSIS

Wavecrest SIA-3000 THE REFERENCE STANDARD FOR SIGNAL INTEGRITY ANALYSIS Wavecrest SIA-3000 THE REFERENCE STANDARD FOR SIGNAL INTEGRITY ANALYSIS Large, high-resolution color display makes it easy to see multiple analysis tools. File input/output function buttons load and store

More information

Enabling MIPI Physical Layer Test

Enabling MIPI Physical Layer Test Enabling MIPI Physical Layer Test High Speed Test and Characterization High Speed Digital Test The Explosion of Functions within Mobile Devices Multiple RF functions GPS Bluetooth WCDMA GSM WLAN FM Multiple

More information

Agilent N5410A Fibre Channel Automated Test Application

Agilent N5410A Fibre Channel Automated Test Application Agilent N5410A Fibre Channel Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2005 No part of this manual may be reproduced

More information

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide

More information

Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET

Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET Test, Debug and Characterize Your DDR3 and LPDDR3 Designs Quickly and Easily The Keysight

More information

GIGABIT ETHERNET CONSORTIUM

GIGABIT ETHERNET CONSORTIUM GIGABIT ETHERNET CONSORTIUM Clause 38 Optical PMD Test Suite Version 0.7 Technical Document Last Updated: August 19, 2008 11:30 AM Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham, NH 03824

More information

UNDERSTANDING IBIS-AMI SIMULATIONS

UNDERSTANDING IBIS-AMI SIMULATIONS UNDERSTANDING IBIS-AMI SIMULATIONS Track 6, Session TH4 Douglas Burns dburns@sisoft.com John Madsen jmadsen@sisoft.com Signal Integrity Software, Inc. Signal Integrity Software, Inc. Todd Westerhoff Signal

More information

Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary

Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Built-in S-parameter testing Easy and accurate transmission channel/media characterization Transmission lines for high speed

More information

Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing. Anshuman Bhat Product Manager

Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing. Anshuman Bhat Product Manager Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing Anshuman Bhat Product Manager Agenda QSFP+ SFP+ Technology Overview Testing challenges Performing TWDPc Measurements Solution for Debug

More information

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI

More information

Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels

Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels DesignCon 2010 Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels Chad Morgan, Tyco Electronics chad.morgan@tycoelectronics.com, 717-649-4129 Abstract

More information

Comprehensive USB 3.1 Test Suite

Comprehensive USB 3.1 Test Suite Comprehensive USB 3.0 Test Suite Comprehensive USB 3.1 Test Suite Key Features Single vendor solution for the full range of USB 3.1 tests Fully automated Transmitter and Receiver testing Transmitter Testing

More information

USB 3.0 Receiver Compliance Testing. Application Note

USB 3.0 Receiver Compliance Testing. Application Note USB 3.0 Receiver Compliance Testing Application Note Application Note Contents Abstract...3 Introduction...3 USB 3.0 Devices and Connectors...4 USB 3.0 Receiver Testing...5 Stressed Eye Calibration...6

More information

T10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study

T10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study To: T10 Technical Committee From: Barry Olawsky, HP (barry.olawsky@hp.com) Date: Subject: T10/ Revision History Revision 0 (5 January 2005) First revision Revision 1 () Second revision Further clarify

More information

Keysight Technologies N6467A BroadR-Reach Automotive Ethernet Electrical Compliance Application

Keysight Technologies N6467A BroadR-Reach Automotive Ethernet Electrical Compliance Application Ihr Spezialist für Mess- und Prüfgeräte Keysight Technologies N6467A BroadR-Reach Automotive Ethernet Electrical Compliance Application For Infiniium Oscilloscopes Data Sheet Easy and accurate BroadR-Reach

More information

Simulation Results for 10 Gb/s Duobinary Signaling

Simulation Results for 10 Gb/s Duobinary Signaling Simulation Results for 10 Gb/s Duobinary Signaling Populating the Signaling Ad Hoc Spreadsheet IEEE 802.ap Task Force Atlanta March 15-17, 2005 802.AP Backplane Ethernet Contributors Vitesse Majid Barazande-Pour

More information

Making Your Most Accurate DDR4 Compliance Measurements. Ai-Lee Kuan OPD Memory Product Manager

Making Your Most Accurate DDR4 Compliance Measurements. Ai-Lee Kuan OPD Memory Product Manager Making Your Most Accurate DDR4 Compliance Measurements Ai-Lee Kuan OPD Memory Product Manager 1 Agenda DDR4 Testing Strategy Probing Analysis Tool Compliance Test Conclusion 2 DDR4 Testing Strategy 1.

More information

Crosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America

Crosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America Crosstalk Measurements for Signal Integrity Applications Chris Scholz, Ph.D. VNA Product Manager R&S North America Outline ı A brief history of crosstalk ı Introduction to crosstalk Definition of crosstalk

More information

Keysight Technologies

Keysight Technologies Keysight Technologies How to Pass Receiver Test According to PCI Express 3.0 CEM Specification with Add-In Cards and Motherboards Application Note Table of Contents 1. Introduction...3 2. Overview of the

More information

Understanding IBIS-AMI Simulations

Understanding IBIS-AMI Simulations Understanding IBIS-AMI Simulations Agenda IBIS-AMI Assumptions & Terminology IBIS-AMI Model Components Analysis Stages & Simulation Types Algorithmic Model Types Static and Dynamic Equalization IBIS-AMI

More information

Optimal Management of System Clock Networks

Optimal Management of System Clock Networks Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple

More information

ADS USB 3.1 Compliance Test Bench

ADS USB 3.1 Compliance Test Bench ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation

More information