INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
|
|
- Arron Cox
- 5 years ago
- Views:
Transcription
1 INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) ISSN (Print) ISSN (Online) Volume 4, Issue 6, November - December, 2013, pp IAEME: Journal Impact Factor (2013): (Calculated by GISI) IJECET I A E M E VLSI IMPLEMENTATION OF HUFFMAN DECODER USING BINARY TREE ALGORITHM VIJAYAKUMAR SUVVARI 1, M.V.H. BHASKARA MURTHY 2 1 (M-Tech Student, Department of ECE, AITAM College, Tekkali, Srikakulam Andhra Pradesh, India) 2 (Associate Professor, Department of ECE, AITAM College, Tekkali, Srikakulam Andhra Pradesh, India) ABSTRACT Compression is useful technique in digital system, as it reduces the channel banddths and storage size. This paper presents Huffman decoder based on new binary tree method for improving usage of memory and Banddth. The proposed Huffman decoder is implemented by using ASIC and FPGA design methodologies. To implement the encoder and decoder architectures, 0.6 Micron standard cell library was used for ASIC implementation. Various performance metrics like leakage power, dynamic power, area and number of registers are obtained by using ASIC and FPGA implementations and the results are compared. The simulations are carried out by using Modelsim tool. Keywords: ASIC, Binary tree, Data compression, Decoding algorithm, FPGA. 1. INTRODUCTION The Huffman code is one of the Variable Length Codes (VLC) which compresses the data size. The advantages of this compression algorithm are efficient utilization of channel banddth and storage size. Therefore, Audio and Video standard organizations research on the Huffman code to apply another improved method like MP3 and H.264. Also the Huffman code is adopted in the data compression for a long time. Follong section explains about the significance of the project and implementations. The major disadvantage of array Data Structure is the memory cost spent on storing such a complete binary tree by using an array, which also results in a slow decoding speed. In order to solve the problem, we can use a New Binary tree Algorithm method [1]. The advantage of this method for representing the Huffman decoder is that original data is retrieved easily and requires less memory. 85
2 2. THE PROPOSED METHOD 2.1 The Proposed Huffman Decoder The proposed Huffman decoder ll be implemented on ASIC. The advantage of the algorithm ll be proved by extensive simulations and from prototyping. The performance ll be measured in terms of power dissipation. For power and area calculations, FPGA tools and ASIC development tool ll be used [2]. The customized Huffman hardware decoder s performance ll be compared th different platforms. 2.2 Description of Huffman Coding Given a set of symbols and their weights (usually proportional to probabilities), Find a prefixfree binary code (a set of code words) th minimum expected codeword length (equivalently, a tree th minimum weighted path length from the root) [4]. Formalized description: Input: Alphabet, A={a 1, a 2, a 3,..} which is the symbol of the alphabet of size-n.set, W={w 1,w 2, } which is the set of the (positive) symbol weights (usually proportional to probabilities) i.e. w1= weight (ai), 1 i n. Output. Code C=(A,W), C= {c 1, c 2.} Which is the set of (binary) codeword s, where c i is the codeword for a i, 1 i n. Goal: Let (1) be the weighted path length of code C. n L(C) = L( ci ) length (C i ) (1) i= 1 Condition: L(C) L(T) for any code T(A,W). For any code that is biunique, meaning that the code is uniquely decodable, the sum of the probability budgets across all symbols is always less than or equal to one. In this example, the sum is strictly equal to one as a result, the code is termed a complete code. If this is not the case, you can always derive an equivalent code by adding extra symbols (th associated null probabilities), to make the code complete while keeping it biunique. As defined by Shannon, the information content h (in bits) of each symbol a i th non-null probability is: 1 h i) = log ( ) (2) ( 2 The entropy H (in bits) is the weighted sum, across all symbols a i th non-zero probability w i, of the information content of each symbol: > 0 > 0 w i 1 H ( A) = h( ai ) = log 2 ( ) = log 2 (3) w (Note: A symbol th zero probability has zero contribution to the entropy, since =0. So for simplicity, symbols th zero probability can be left out of the formula above.) i > 0 86
3 2.3 Encoder and Decoder for Text The Huffman decoder is implemented for text. The text compression involves its encoding, the text decoder contains the Huffman decoder for obtaining the original text. The Huffman tree used by encoder and decoder is shown Fig 2.1 [3]. The alphabet consists of the uppercase letters and the space. All left branches are labeled 0, and all right branches are labeled 1. This tree is based on the follong assumed frequencies. E 130 T 93 N 78 R 77 I 74 O 74 A 73 S 63 D 44 H 35 L 35 C 30 F 28 P 27 U 27 M 25 Y 19 G 16 W 16 V 13 B 9 X 5 K 3 Q 3 J 2 Z 1 Figure 2.1 binary trees for Text It is assumed that there are 130 Es and 182 spaces for every 1000 letters. The encoder retrieves the code for each symbol from a map, and shifts it out one bit at the time. The decoder is a finite state machine whose state transition graph is obtained from the tree by adding acs(add compare select) from the leaves back to the top of the tree [6]. Each node uses ten bits for its encoding. The code of the root is 0. If a state is not a leaf of the tree, and its encoding is n, then the encodings of its two children are 2n+1 and 2n The Hardware Implementation of Algorithm Encoder: Figure 2.2 Block diagram of Encoder 87
4 The fig 2.2 shows the block diagram of Encoder and Code for each character which comes from the tree shown in Fig 2.1 is stored in LUT (LOOK UP TABLE). Character input which is given to the encoder acts as input to the LUT which gives corresponding encoded word on the data bus which is given to a shift register so as to serially shift the data out. As it is a variable length coding, in order to determine the end of the code word for each character while shifting out, one more bit is added to the end of the code word in the LUT is made as 1. The code word is logically shifted out till it contains only 1 at its LSB. Then next character is loaded from the ROM. Apart from this, the encoder should generate an enable signal to the decoder so that the decoder knows when the valid data is presented to it. Decoder: Both encoding and decoding should be done th respect to the same tree. So, same data which is stored in the encoder LUT is stored in the decoder LUT in a different way. The Fig.2.3 below shows the block diagram of Huffman Decoder and clearly explains the operation. Fig 2.3 Block diagram of Huffman Decoder There ll be a LUT which consists of the mapping from encoded data stream to the regular characters. Initial state starts th 0. Based on state value some character comes out of LUT which ll be either 0 or valid character. Comparator output ll be either 0 or 1 depending on the contents. If it is 0, the state ll be left shifted and given as input to adder if not 0 ll be fed to the adder meaning that an encoded value is decoded. Depending on the serial cipher input either 1 or 2 is given as input to adder. Both the inputs are added and registered to get the state which is fed to the LUT. This process is continuous for the serial cipher input. 88
5 3. SIMULATION AND RESULTS 3.1 ASIC & FPGA Implementation Figure 3.1 Implementation Flow using Xilinx13.1 ISE tool Figure 3.1 shows the flow that is followed in implementing a design on Xilinx FPGA using the tool Xilinx13.1 ISE. 3.2 Power & Area Analysis The leakage power (static) and dynamic power analysis of the design can be done by using Xilinx13.1 Power Analyzer. To analyze the dynamic power, the design file imported from Place and Route (i.e.,.ncd file ) and physical constraint file (i.e.,.pcf file ) are required. Along th these files, a value change dump (.vcd ) file is required [5]. Hence to estimate the stching power, the design has to be synthesized to target FPGA. Now, by using the XPower Analyzer, the three files,.ncd file,.pcf file and.vcd file, are included to determine, static and dynamic power consumption of the design. Table 3.1. Power and Area Analysis Report Performance Metric ASIC Implementation (0.6Micron CMOS Digital library) FPGA Implementation (Xilinx Spartan 2s) Leakage power nw 1.3 W Dynamic Power mw 91 mw Area 1800 Logic cells 1602 Logic cells Total no of registers Table 3.1 compares ASIC and FPGA Implementations of Huffman decoder. It gives the Power and area analysis of the design, using Synopsys Design compiler logic synthesizer. The design has been mapped to 0.6 Micron CMOS Technology. ASIC design methodology adopted for Huffman decoder design, yields low power dissipation and relatively higher performance. 89
6 3.3 Simulation Results for Text The functional simulations [7] for the Huffman decoder are carried out using Modelsim tool. In case of text both encoder and decoder are presented. The decoder requires for decoding the Huffman encoded data[8]. Fig 3.2 Huffman Encoder output for HELLO Fig 3.2 shows the simulation results for Huffman encoder. In Fig 3.2, address is the input to LUT, character is the output from the LUT which is to be encoded. Encoding for the character starts when the enable signal goes high. Cipher is the encoded serial output from the Huffman encoder. Fig 3.3 Huffman Decoder output for HELLO Fig 3.3 shows the simulation results for Huffman decoder. The encoded data for the text is input to the decoder, which is applied to the decoder in the form of serial bits. Cipher is the serial encoder data input. en is the enable signal to enable decoding. plain is the decoded character symbol. Fig 3.4 shows the simulation results of the combined unit th both encoder and decoder. 90
7 Fig 3.4 Huffman Encoder and Decoder combined results for HELLO text In Fig 3.4, addr signal is a 5-bit input signal which acts as the address to the LUT in the encoder stage which gives corresponding alphabetical outputs. Encode is the serial output stream which given as input to the decoder. decchar is the decoded character output from the decoder. The encoding and decoding [9] [10] operations are performed for the text HELLO. The simulation results for HELLO text reveal that only 22 bits are required to store it whereas 40 bits are required for the original text. Hence original data can be retrieved easily and requires less memory by using the new binary tree algorithm. 4. CONCLUSION Huffman decoder using Binary tree algorithm was implemented on ASIC and FPGA platforms. The Architecture implemented by ASIC Design, using 0.6Micron CMOS technology, yields leakage power dissipation of 33.25nW, dynamic power of 28.36mW, and area containing 1800 logic cells. For FPGA Design (Spartan 2E), the above said parameters are 1.3W, 91mW, and 1602 logic cells respectively. Hence the ASIC Implementation results an architecture that consumes low power than FPGA design methodology. Future works needs to be carried out to improve the area. REFERENCES [1] Seunghyun Beak, et.al, A New Binary tree Algorithm Implementation th Huffman decoder on FPGA, IEEE August [2] Z.Aspar, et.al, Parallel Huffman Decoder th an Optimized Look UP Table Option on FPGA, TENCON Proceedings of TESCON, vol.1, pp , Sept [3] K. L. Chung and J. G. Wu, Level-Compressed Huffman Decoding, IEEE Transactions on communication, vol. 47, NO. 10, October, [4] E. Hashemian, et.al, Fundamentals of Data Structures in C New York, 1993, pp.201. [5] T. Jeong, Implementation of low power adder design and analysis based on power reduction technique, Microelectronics Journal, vol. 39, pp , Nov [6] K.K.Parhi, High-Speed VLSI Architectures for Huffman and Viterbi Decoders, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions, vol.39, pp , June,
8 [7] Md. Ajmal Sadiq, T.Naga Raju and Kumar. Keshamoni, Modeling And Simulation of Test Data Compression using Verilog, International Journal of Electronics and Communication Engineering &Technology (IJECET), Volume 4, Issue 5, 2013, pp , ISSN Print: , ISSN Online: [8] Riyadh A. Abdulhussein And Abdulkareem S. Abdallah, A Comparison Study of Non-Binary Tcm-Aided Pam, Qam, Psk Schemes-Based Novel Decoding Algorithm, International Journal of Electronics and Communication Engineering &Technology (IJECET), Volume 4, Issue 5, 2013, pp , ISSN Print: , ISSN Online: [9] P. Prasanth Babu, L.Rangaiah And D.Maruthi Kumar, Comparison And Improvement of Image Compression Using DCT, DWT & Huffman Encoding Techniques, International Journal of Computer Engineering & Technology (IJCET), Volume 4, Issue 1, 2013, pp , ISSN Print: , ISSN Online: [10] S.Anandanarayanan and Dr.S.K.Srivatsa, A High Performance Novel Image Compression Technique Using Huffman Coding With Edge Dection, International Journal of Computer Engineering & Technology (IJCET), Volume 4, Issue 2, 2013, pp , ISSN Print: , ISSN Online: AUTHORS DETAIL VIJAYAKUMAR SUVVARI completed his U.G from SISTAM Engineering College, Srikakulam Affiliated to JNTUK, in the year 2007 and he is pursuing M.tech (VLSI System Design) in AITAM College, Tekkali. His research interests are VLSI Design, DSP etc. M.V.H. BHASKARA MURTHY received his M.Tech from JNTUH, Hyderabad in 2006 and B.E from Andhra University, Visakhapatnam in the year He is pursuing his Ph.D., in the area of Wireless Communications from JNTUK, Kakinada, India. He is a member of IE (India). He had 20 years of experience includes both Industrial and teaching. At present he is working as a Associate Professor in the department of Electronics and Communication Engineering, AITAM College, Tekkali, Andhra Pradesh, India. He has published and presented both national and International Conferences and Journals. His areas of interests are VLSI Design, Wireless Communications etc. 92
FPGA Implementation of Huffman Encoder and Decoder for High Performance Data Transmission
FPGA Implementation of Huffman Encoder and Decoder for High Performance Data Transmission Shireesha Thummala 1,Thrisul Kumar. J 2, Swarna latha. E 3 1 Vignan Institute of Technology and Aeronautical Engineering,
More informationAnalysis of Radix- SDF Pipeline FFT Architecture in VLSI Using Chip Scope
Analysis of Radix- SDF Pipeline FFT Architecture in VLSI Using Chip Scope G. Mohana Durga 1, D.V.R. Mohan 2 1 M.Tech Student, 2 Professor, Department of ECE, SRKR Engineering College, Bhimavaram, Andhra
More informationInternational Journal of Science Engineering and Advance Technology, IJSEAT, Vol 2, Issue 11, November ISSN
Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder Thalakayala Eleesha #1 V.G.Pavan Kumar #2 #1 Student, M.Tech (VLSI), #2 Assistant Professor, Sri Vasavi
More informationA Novel Architecture of Parallel Multiplier Using Modified Booth s Recoding Unit and Adder for Signed and Unsigned Numbers
International Journal of Research Studies in Science, Engineering and Technology Volume 2, Issue 8, August 2015, PP 55-61 ISSN 2349-4751 (Print) & ISSN 2349-476X (Online) A Novel Architecture of Parallel
More informationEfficient VLSI Huffman encoder implementation and its application in high rate serial data encoding
LETTER IEICE Electronics Express, Vol.14, No.21, 1 11 Efficient VLSI Huffman encoder implementation and its application in high rate serial data encoding Rongshan Wei a) and Xingang Zhang College of Physics
More informationDesign of Convolution Encoder and Reconfigurable Viterbi Decoder
RESEARCH INVENTY: International Journal of Engineering and Science ISSN: 2278-4721, Vol. 1, Issue 3 (Sept 2012), PP 15-21 www.researchinventy.com Design of Convolution Encoder and Reconfigurable Viterbi
More informationData Encryption on FPGA using Huffman Coding
Data Encryption on FPGA using Huffman Coding Sourav Singh 1, Kirti Gupta 2 12 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering, New Delhi, (India) ABSTRACT The ultimate
More informationDESIGN AND IMPLEMENTATION OF VLSI SYSTOLIC ARRAY MULTIPLIER FOR DSP APPLICATIONS
International Journal of Computing Academic Research (IJCAR) ISSN 2305-9184 Volume 2, Number 4 (August 2013), pp. 140-146 MEACSE Publications http://www.meacse.org/ijcar DESIGN AND IMPLEMENTATION OF VLSI
More informationInternational Journal of Applied Sciences, Engineering and Management ISSN , Vol. 05, No. 02, March 2016, pp
Design of High Speed AMBA APB Master Slave Burst Data Transfer for ARM Microcontroller Kottu Veeranna Babu 1, B. Naveen Kumar 2, B.V.Reddy 3 1 M.Tech Embedded Systems Student, Vikas College of Engineering
More informationPower Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder
Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder Syeda Mohtashima Siddiqui M.Tech (VLSI & Embedded Systems) Department of ECE G Pulla Reddy Engineering College (Autonomous)
More informationDesign and Implementation of VLSI 8 Bit Systolic Array Multiplier
Design and Implementation of VLSI 8 Bit Systolic Array Multiplier Khumanthem Devjit Singh, K. Jyothi MTech student (VLSI & ES), GIET, Rajahmundry, AP, India Associate Professor, Dept. of ECE, GIET, Rajahmundry,
More informationHIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE
HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE Anni Benitta.M #1 and Felcy Jeba Malar.M *2 1# Centre for excellence in VLSI Design, ECE, KCG College of Technology, Chennai, Tamilnadu
More informationAn Efficient Hybrid Parallel Prefix Adders for Reverse Converters using QCA Technology
An Efficient Hybrid Parallel Prefix Adders for Reverse Converters using QCA Technology N. Chandini M.Tech student Scholar Dept.of ECE AITAM B. Chinna Rao Associate Professor Dept.of ECE AITAM A. Jaya Laxmi
More informationA High Speed Design of 32 Bit Multiplier Using Modified CSLA
Journal From the SelectedWorks of Journal October, 2014 A High Speed Design of 32 Bit Multiplier Using Modified CSLA Vijaya kumar vadladi David Solomon Raju. Y This work is licensed under a Creative Commons
More informationAn Efficient Carry Select Adder with Less Delay and Reduced Area Application
An Efficient Carry Select Adder with Less Delay and Reduced Area Application Pandu Ranga Rao #1 Priyanka Halle #2 # Associate Professor Department of ECE Sreyas Institute of Engineering and Technology,
More informationImplimentation of A 16-bit RISC Processor for Convolution Application
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 4, Number 5 (2014), pp. 441-446 Research India Publications http://www.ripublication.com/aeee.htm Implimentation of A 16-bit RISC
More informationRTL DESIGN OF EFFICIENT MODIFIED RUN- LENGTH ENCODING ARCHITECTURES USING VERILOG HDL
International Journal of Electronics and Communication Engineering and Technology (IJECET) Volume 8, Issue 1, January - February 2017, pp. 52 57, Article ID: IJECET_08_01_006 Available online at http://www.iaeme.com/ijecet/issues.asp?jtype=ijecet&vtype=8&itype=1
More informationFPGA Implementation of ALU Based Address Generation for Memory
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 76-83 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) FPGA Implementation of ALU Based Address
More informationHigh Performance and Area Efficient DSP Architecture using Dadda Multiplier
2017 IJSRST Volume 3 Issue 6 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology High Performance and Area Efficient DSP Architecture using Dadda Multiplier V.Kiran Kumar
More informationImplementation Analysis of adaptive Viterbi Decoder for High Speed Applications
Implementation Analysis of adaptive Viterbi Decoder for High Speed Applications P. Subhashini M. Tech Student Kakinada Institute of Engineering & Technology, JNTUK D. R. Mahesh Varma Assistant Professor,
More informationDESIGN AND IMPLEMENTATION OF ADDER ARCHITECTURES AND ANALYSIS OF PERFORMANCE METRICS
International Journal of Electronics and Communication Engineering and Technology (IJECET) Volume 8, Issue 5, September-October 2017, pp. 1 6, Article ID: IJECET_08_05_001 Available online at http://www.iaeme.com/ijecet/issues.asp?jtype=ijecet&vtype=8&itype=5
More informationA Modified Radix2, Radix4 Algorithms and Modified Adder for Parallel Multiplication
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 90-95 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) A Modified Radix2, Radix4 Algorithms and
More informationInternational Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
IP-SRAM ARCHITECTURE AT DEEP SUBMICRON CMOS TECHNOLOGY A LOW POWER DESIGN D. Harihara Santosh 1, Lagudu Ramesh Naidu 2 Assistant professor, Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India
More informationInternational Journal of Computer Sciences and Engineering. Research Paper Volume-6, Issue-2 E-ISSN:
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-6, Issue-2 E-ISSN: 2347-2693 Implementation Sobel Edge Detector on FPGA S. Nandy 1*, B. Datta 2, D. Datta 3
More informationDesign and Verification of Area Efficient High-Speed Carry Select Adder
Design and Verification of Area Efficient High-Speed Carry Select Adder T. RatnaMala # 1, R. Vinay Kumar* 2, T. Chandra Kala #3 #1 PG Student, Kakinada Institute of Engineering and Technology,Korangi,
More informationOptimized Design and Implementation of a 16-bit Iterative Logarithmic Multiplier
Optimized Design and Implementation a 16-bit Iterative Logarithmic Multiplier Laxmi Kosta 1, Jaspreet Hora 2, Rupa Tomaskar 3 1 Lecturer, Department Electronic & Telecommunication Engineering, RGCER, Nagpur,India,
More informationDesign of 2-D DWT VLSI Architecture for Image Processing
Design of 2-D DWT VLSI Architecture for Image Processing Betsy Jose 1 1 ME VLSI Design student Sri Ramakrishna Engineering College, Coimbatore B. Sathish Kumar 2 2 Assistant Professor, ECE Sri Ramakrishna
More informationDesign of a High Speed CAVLC Encoder and Decoder with Parallel Data Path
Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path G Abhilash M.Tech Student, CVSR College of Engineering, Department of Electronics and Communication Engineering, Hyderabad, Andhra
More informationKeywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation.
ISSN 2319-8885 Vol.03,Issue.32 October-2014, Pages:6436-6440 www.ijsetr.com Design and Modeling of Arithmetic and Logical Unit with the Platform of VLSI N. AMRUTHA BINDU 1, M. SAILAJA 2 1 Dept of ECE,
More informationISSN Vol.05, Issue.12, December-2017, Pages:
ISSN 2322-0929 Vol.05, Issue.12, December-2017, Pages:1174-1178 www.ijvdcs.org Design of High Speed DDR3 SDRAM Controller NETHAGANI KAMALAKAR 1, G. RAMESH 2 1 PG Scholar, Khammam Institute of Technology
More informationVLSI Design and Implementation of High Speed and High Throughput DADDA Multiplier
VLSI Design and Implementation of High Speed and High Throughput DADDA Multiplier U.V.N.S.Suhitha Student Department of ECE, BVC College of Engineering, AP, India. Abstract: The ever growing need for improved
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS MS. PRITI S. KAPSE 1, DR.
More informationLOW POWER FPGA IMPLEMENTATION OF REAL-TIME QRS DETECTION ALGORITHM
LOW POWER FPGA IMPLEMENTATION OF REAL-TIME QRS DETECTION ALGORITHM VIJAYA.V, VAISHALI BARADWAJ, JYOTHIRANI GUGGILLA Electronics and Communications Engineering Department, Vaagdevi Engineering College,
More informationImplementation of Ripple Carry and Carry Skip Adders with Speed and Area Efficient
ISSN (Online) : 2278-1021 Implementation of Ripple Carry and Carry Skip Adders with Speed and Area Efficient PUSHPALATHA CHOPPA 1, B.N. SRINIVASA RAO 2 PG Scholar (VLSI Design), Department of ECE, Avanthi
More informationDesign of a Pipelined 32 Bit MIPS Processor with Floating Point Unit
Design of a Pipelined 32 Bit MIPS Processor with Floating Point Unit P Ajith Kumar 1, M Vijaya Lakshmi 2 P.G. Student, Department of Electronics and Communication Engineering, St.Martin s Engineering College,
More informationFPGA Implementation of a High Speed Multistage Pipelined Adder Based CORDIC Structure for Large Operand Word Lengths
International Journal of Computer Science and Telecommunications [Volume 3, Issue 5, May 2012] 105 ISSN 2047-3338 FPGA Implementation of a High Speed Multistage Pipelined Adder Based CORDIC Structure for
More informationImplementation of reduced memory Viterbi Decoder using Verilog HDL
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 8, Issue 4 (Nov. - Dec. 2013), PP 73-79 Implementation of reduced memory Viterbi Decoder
More informationDesign of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar
International Journal of Scientific & Engineering Research Volume 2, Issue 6, June-2011 1 Design of Viterbi Decoder for Noisy Channel on FPGA Ms. M.B.Mulik, Prof. U.L.Bombale, Prof. P.C.Bhaskar Abstract
More informationAn Efficient Constant Multiplier Architecture Based On Vertical- Horizontal Binary Common Sub-Expression Elimination Algorithm
Volume-6, Issue-6, November-December 2016 International Journal of Engineering and Management Research Page Number: 229-234 An Efficient Constant Multiplier Architecture Based On Vertical- Horizontal Binary
More informationFault Tolerant Parallel Filters Based On Bch Codes
RESEARCH ARTICLE OPEN ACCESS Fault Tolerant Parallel Filters Based On Bch Codes K.Mohana Krishna 1, Mrs.A.Maria Jossy 2 1 Student, M-TECH(VLSI Design) SRM UniversityChennai, India 2 Assistant Professor
More informationISSN: (Online) Volume 2, Issue 4, April 2014 International Journal of Advance Research in Computer Science and Management Studies
ISSN: 2321-7782 (Online) Volume 2, Issue 4, April 2014 International Journal of Advance Research in Computer Science and Management Studies Research Article / Paper / Case Study Available online at: www.ijarcsms.com
More informationDesign and Implementation of Hamming Code on FPGA using Verilog
International Journal of Engineering and Advanced Technology (IJEAT) Design and Implementation of Hamming Code on FPGA using Verilog Ravi Hosamani, Ashwini S. Karne Abstract In mathematics, digital communication
More informationDESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY
DESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY Saroja pasumarti, Asst.professor, Department Of Electronics and Communication Engineering, Chaitanya Engineering
More informationDESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS
DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS Ms. Priti S. Kapse 1, Dr. S. L. Haridas 2 1 Student, M. Tech. Department of Electronics, VLSI, GHRACET, Nagpur, (India) 2 H.O.D. of Electronics and
More informationDesign of Delay Efficient Distributed Arithmetic Based Split Radix FFT
Design of Delay Efficient Arithmetic Based Split Radix FFT Nisha Laguri #1, K. Anusudha *2 #1 M.Tech Student, Electronics, Department of Electronics Engineering, Pondicherry University, Puducherry, India
More informationEfficient Implementation of Low Power 2-D DCT Architecture
Vol. 3, Issue. 5, Sep - Oct. 2013 pp-3164-3169 ISSN: 2249-6645 Efficient Implementation of Low Power 2-D DCT Architecture 1 Kalyan Chakravarthy. K, 2 G.V.K.S.Prasad 1 M.Tech student, ECE, AKRG College
More informationPerformance Analysis of CORDIC Architectures Targeted by FPGA Devices
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Performance Analysis of CORDIC Architectures Targeted by FPGA Devices Guddeti Nagarjuna Reddy 1, R.Jayalakshmi 2, Dr.K.Umapathy
More informationFPGA Implementation of Image Compression Using SPIHT Algorithm
FPGA Implementation of Image Compression Using SPIHT Algorithm Mr.Vipin V 1, Miranda Mathews 2, Assistant professor, Department of ECE, St. Joseph's College of Engineering & Technology, Palai, Kerala,
More informationHighly Secure Invertible Data Embedding Scheme Using Histogram Shifting Method
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 3 Issue 8 August, 2014 Page No. 7932-7937 Highly Secure Invertible Data Embedding Scheme Using Histogram Shifting
More informationKeywords: throughput, power consumption, area, pipeline, fast adders, vedic multiplier. GJRE-F Classification : FOR Code:
Global Journal of Researches in Engineering: F Electrical and Electronics Engineering Volume 14 Issue 6 Version 1.0 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationVLSI DESIGN OF REDUCED INSTRUCTION SET COMPUTER PROCESSOR CORE USING VHDL
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol.2, Issue 3 (Spl.) Sep 2012 42-47 TJPRC Pvt. Ltd., VLSI DESIGN OF
More informationImplementation of Area Efficient Multiplexer Based Cordic
Implementation of Area Efficient Multiplexer Based Cordic M. Madhava Rao 1, G. Suresh 2 1 M.Tech student M.L.E College, S. Konda, Prakasam (DIST), India 2 Assoc.prof in ECE Department, M.L.E College, S.
More information16 BIT IMPLEMENTATION OF ASYNCHRONOUS TWOS COMPLEMENT ARRAY MULTIPLIER USING MODIFIED BAUGH-WOOLEY ALGORITHM AND ARCHITECTURE.
16 BIT IMPLEMENTATION OF ASYNCHRONOUS TWOS COMPLEMENT ARRAY MULTIPLIER USING MODIFIED BAUGH-WOOLEY ALGORITHM AND ARCHITECTURE. AditiPandey* Electronics & Communication,University Institute of Technology,
More informationComplex test pattern generation for high speed fault diagnosis in Embedded SRAM
Complex test pattern generation for high speed fault diagnosis in Embedded SRAM 1 Prasanna Kumari P., 2 Satyanarayana S. V. V., 3 Nagireddy S. 1, 3 Associate professor, 2 Master of Engineering, Teegala
More information32-bit Signed and Unsigned Advanced Modified Booth Multiplication using Radix-4 Encoding Algorithm
2016 IJSRSET Volume 2 Issue 3 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology 32-bit Signed and Unsigned Advanced Modified Booth Multiplication using Radix-4 Encoding
More informationDESIGN AND IMPLEMENTATION OF APPLICATION SPECIFIC 32-BITALU USING XILINX FPGA
DESIGN AND IMPLEMENTATION OF APPLICATION SPECIFIC 32-BITALU USING XILINX FPGA T.MALLIKARJUNA 1 *,K.SREENIVASA RAO 2 1 PG Scholar, Annamacharya Institute of Technology & Sciences, Rajampet, A.P, India.
More informationFundamentals of Multimedia. Lecture 5 Lossless Data Compression Variable Length Coding
Fundamentals of Multimedia Lecture 5 Lossless Data Compression Variable Length Coding Mahmoud El-Gayyar elgayyar@ci.suez.edu.eg Mahmoud El-Gayyar / Fundamentals of Multimedia 1 Data Compression Compression
More informationLow Power Circuits using Modified Gate Diffusion Input (GDI)
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 70-76 e-issn: 2319 4200, p-issn No. : 2319 4197 Low Power Circuits using Modified Gate Diffusion Input
More informationDesign and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari
Design and Verification of Serial Peripheral Interface ISSN: 2321-9939 Design and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari 1,3 MTech Student,
More informationInternational Journal of Scientific & Engineering Research, Volume 4, Issue 10, October ISSN
International Journal of Scientific & Engineering Research, Volume 4, Issue 10, October-2013 1502 Design and Characterization of Koggestone, Sparse Koggestone, Spanning tree and Brentkung Adders V. Krishna
More informationDESIGN AND IMPLEMENTATION OF BIT TRANSITION COUNTER
DESIGN AND IMPLEMENTATION OF BIT TRANSITION COUNTER Amandeep Singh 1, Balwinder Singh 2 1-2 Acadmic and Consultancy Services Division, Centre for Development of Advanced Computing(C-DAC), Mohali, India
More informationAn Efficient FPGA Implementation of the Advanced Encryption Standard (AES) Algorithm Using S-Box
Volume 5 Issue 2 June 2017 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org An Efficient FPGA Implementation of the Advanced Encryption
More informationPower and Area Efficient Implementation for Parallel FIR Filters Using FFAs and DA
Power and Area Efficient Implementation for Parallel FIR Filters Using FFAs and DA Krishnapriya P.N 1, Arathy Iyer 2 M.Tech Student [VLSI & Embedded Systems], Sree Narayana Gurukulam College of Engineering,
More informationLight Weight Cellular Automata Computations and Symmetric Key for Achieving Efficient Cryptography
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 12, December 2015, PP 84-91 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Light Weight Cellular Automata Computations
More informationAREA OPTIMIZATION OF SPI MODULE USING VERILOG HDL
International Journal of Electronics and Communication Engineering & Technology (IJECET) Volume 7, Issue 3, May June 2016, pp. 38 45, Article ID: IJECET_07_03_005 Available online at http://www.iaeme.com/ijecet/issues.asp?jtype=ijecet&vtype=7&itype=3
More informationDesign & Implementation of 64 bit ALU for Instruction Set Architecture & Comparison between Speed/Power Consumption on FPGA.
Design & Implementation of 64 bit ALU for Instruction Set Architecture & Comparison between Speed/Power Consumption on FPGA 1 Rajeev Kumar Coordinator M.Tech ECE, Deptt of ECE, IITT College, Punjab rajeevpundir@hotmail.com
More informationA Parallel Reconfigurable Architecture for DCT of Lengths N=32/16/8
Page20 A Parallel Reconfigurable Architecture for DCT of Lengths N=32/16/8 ABSTRACT: Parthiban K G* & Sabin.A.B ** * Professor, M.P. Nachimuthu M. Jaganathan Engineering College, Erode, India ** PG Scholar,
More informationA HIGH PERFORMANCE FIR FILTER ARCHITECTURE FOR FIXED AND RECONFIGURABLE APPLICATIONS
A HIGH PERFORMANCE FIR FILTER ARCHITECTURE FOR FIXED AND RECONFIGURABLE APPLICATIONS Saba Gouhar 1 G. Aruna 2 gouhar.saba@gmail.com 1 arunastefen@gmail.com 2 1 PG Scholar, Department of ECE, Shadan Women
More informationSrinivasasamanoj.R et al., International Journal of Wireless Communications and Network Technologies, 1(1), August-September 2012, 4-9
ISSN 2319-6629 Volume 1, No.1, August- September 2012 International Journal of Wireless Communications and Networking Technologies Available Online at http://warse.org/pdfs/ijwcnt02112012.pdf High speed
More informationImplementation of Two Level DWT VLSI Architecture
V. Revathi Tanuja et al Int. Journal of Engineering Research and Applications RESEARCH ARTICLE OPEN ACCESS Implementation of Two Level DWT VLSI Architecture V. Revathi Tanuja*, R V V Krishna ** *(Department
More informationFPGA CAN BE IMPLEMENTED BY USING ADVANCED ENCRYPTION STANDARD ALGORITHM
FPGA CAN BE IMPLEMENTED BY USING ADVANCED ENCRYPTION STANDARD ALGORITHM P. Aatheeswaran 1, Dr.R.Suresh Babu 2 PG Scholar, Department of ECE, Jaya Engineering College, Chennai, Tamilnadu, India 1 Associate
More informationDesign and Implementation of Effective Architecture for DCT with Reduced Multipliers
Design and Implementation of Effective Architecture for DCT with Reduced Multipliers Susmitha. Remmanapudi & Panguluri Sindhura Dept. of Electronics and Communications Engineering, SVECW Bhimavaram, Andhra
More informationMastrovito Multipliers Based New High Speed Hybrid Double Multiplication Architectures Based On Verilog
Mastrovito Multipliers Based New High Speed Hybrid Double Multiplication Architectures Based On Verilog Sangoju Janardhana Chary & Rajesh Kanuganti 1 M-Tech, Dept. of ECE,Khammam Institute of Technology
More informationDesigning and Characterization of koggestone, Sparse Kogge stone, Spanning tree and Brentkung Adders
Vol. 3, Issue. 4, July-august. 2013 pp-2266-2270 ISSN: 2249-6645 Designing and Characterization of koggestone, Sparse Kogge stone, Spanning tree and Brentkung Adders V.Krishna Kumari (1), Y.Sri Chakrapani
More informationLow Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm
Low Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm 1 A.Malashri, 2 C.Paramasivam 1 PG Student, Department of Electronics and Communication K S Rangasamy College Of Technology,
More informationImplementation of Convolution Encoder and Viterbi Decoder Using Verilog
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 11, Number 1 (2018), pp. 13-21 International Research Publication House http://www.irphouse.com Implementation
More informationDesign and Analysis of Kogge-Stone and Han-Carlson Adders in 130nm CMOS Technology
Design and Analysis of Kogge-Stone and Han-Carlson Adders in 130nm CMOS Technology Senthil Ganesh R & R. Kalaimathi 1 Assistant Professor, Electronics and Communication Engineering, Info Institute of Engineering,
More informationFPGA Implementation of a High Speed Multiplier Employing Carry Lookahead Adders in Reduction Phase
FPGA Implementation of a High Speed Multiplier Employing Carry Lookahead Adders in Reduction Phase Abhay Sharma M.Tech Student Department of ECE MNNIT Allahabad, India ABSTRACT Tree Multipliers are frequently
More informationDesign of an Efficient 128-Bit Carry Select Adder Using Bec and Variable csla Techniques
Design of an Efficient 128-Bit Carry Select Adder Using Bec and Variable csla Techniques B.Bharathi 1, C.V.Subhaskar Reddy 2 1 DEPARTMENT OF ECE, S.R.E.C, NANDYAL 2 ASSOCIATE PROFESSOR, S.R.E.C, NANDYAL.
More informationDesign and Implementation of Arbiter schemes for SDRAM on FPGA
Design and Implementation of Arbiter schemes for SDRAM on FPGA Priyanka C. Sankpal, Arun S. Tigadi, Dr. Hansraj Guhilot Abstract Memories are the storage devices, which typically work with single processing
More informationImplementation of Efficient Modified Booth Recoder for Fused Sum-Product Operator
Implementation of Efficient Modified Booth Recoder for Fused Sum-Product Operator A.Sindhu 1, K.PriyaMeenakshi 2 PG Student [VLSI], Dept. of ECE, Muthayammal Engineering College, Rasipuram, Tamil Nadu,
More informationIMPLEMENTATION OF TWIN PRECISION TECHNIQUE FOR MULTIPLICATION
IMPLEMENTATION OF TWIN PRECISION TECHNIQUE FOR MULTIPLICATION SUNITH KUMAR BANDI #1, M.VINODH KUMAR *2 # ECE department, M.V.G.R College of Engineering, Vizianagaram, Andhra Pradesh, INDIA. 1 sunithjc@gmail.com
More informationImproved Fault Tolerant Sparse KOGGE Stone ADDER
Improved Fault Tolerant Sparse KOGGE Stone ADDER Mangesh B Kondalkar 1 Arunkumar P Chavan 2 P Narashimaraja 3 1, 2, 3 Department of Electronics and Communication, R V college of Engineering, Bangalore
More informationPerformance Analysis of 64-Bit Carry Look Ahead Adder
Journal From the SelectedWorks of Journal November, 2014 Performance Analysis of 64-Bit Carry Look Ahead Adder Daljit Kaur Ana Monga This work is licensed under a Creative Commons CC_BY-NC International
More informationImplementation of Double Precision Floating Point Multiplier on FPGA
Implementation of Double Precision Floating Point Multiplier on FPGA A.Keerthi 1, K.V.Koteswararao 2 PG Student [VLSI], Dept. of ECE, Sree Vidyanikethan Engineering College, Tirupati, India 1 Assistant
More informationDesign of a Multiplier Architecture Based on LUT and VHBCSE Algorithm For FIR Filter
African Journal of Basic & Applied Sciences 9 (1): 53-58, 2017 ISSN 2079-2034 IDOSI Publications, 2017 DOI: 10.5829/idosi.ajbas.2017.53.58 Design of a Multiplier Architecture Based on LUT and VHBCSE Algorithm
More informationA Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy
A Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy Abstract This paper work leads to a working implementation of a Low Power DDR SDRAM Controller that is meant to be used as a reference for
More informationAn Efficient Designing of I2C Bus Controller Using Verilog
American International Journal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationDesign, Analysis and Processing of Efficient RISC Processor
Design, Analysis and Processing of Efficient RISC Processor Ramareddy 1, M.N.Pradeep 2 1M-Tech., VLSI D& Embedded Systems, Dept of E&CE, Dayananda Sagar College of Engineering, Bangalore. Karnataka, India
More informationISSN Vol.08,Issue.12, September-2016, Pages:
ISSN 2348 2370 Vol.08,Issue.12, September-2016, Pages:2273-2277 www.ijatir.org G. DIVYA JYOTHI REDDY 1, V. ROOPA REDDY 2 1 PG Scholar, Dept of ECE, TKR Engineering College, Hyderabad, TS, India, E-mail:
More informationVLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT
VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT K.Sandyarani 1 and P. Nirmal Kumar 2 1 Research Scholar, Department of ECE, Sathyabama
More informationFPGA IMPLEMENTATION OF SUM OF ABSOLUTE DIFFERENCE (SAD) FOR VIDEO APPLICATIONS
FPG IMPLEMENTTION OF UM OF OLUTE DIFFERENCE (D) FOR VIDEO PPLICTION D. V. Manjunatha 1, Pradeep Kumar 1 and R. Karthik 2 1 Department of Electrical and Computer Engineering, lvas Institute of Engineering
More informationImplementation of FFT Processor using Urdhva Tiryakbhyam Sutra of Vedic Mathematics
Implementation of FFT Processor using Urdhva Tiryakbhyam Sutra of Vedic Mathematics Yojana Jadhav 1, A.P. Hatkar 2 PG Student [VLSI & Embedded system], Dept. of ECE, S.V.I.T Engineering College, Chincholi,
More informationCOPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code
COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material
More informationDesign and Implementation of 3-D DWT for Video Processing Applications
Design and Implementation of 3-D DWT for Video Processing Applications P. Mohaniah 1, P. Sathyanarayana 2, A. S. Ram Kumar Reddy 3 & A. Vijayalakshmi 4 1 E.C.E, N.B.K.R.IST, Vidyanagar, 2 E.C.E, S.V University
More informationPerformance of Constant Addition Using Enhanced Flagged Binary Adder
Performance of Constant Addition Using Enhanced Flagged Binary Adder Sangeetha A UG Student, Department of Electronics and Communication Engineering Bannari Amman Institute of Technology, Sathyamangalam,
More informationHARDWARE BASED BINARY ARITHMETIC ENGINE
HARDWARE BASED BINARY ARITHMETIC ENGINE 1 N. SARANYA, 2 DHIRENDRA KUMAR TRIPATHI, 3 DR. R. MUTHAIAH 1 Assiciate System Engineer, IBM India Pvt., Ltd.,, Banglore, India-560066 2 Asst. Prof., Department
More informationDESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTOR SUPPORT
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTOR SUPPORT T.Govinda Rao, P.Devi Pradeep, P.Kalyanchakravarthi Assistant Professor, Department of ECE, GMRIT, RAJAM, AP, INDIA
More informationIMPLEMENTATION OF OPTIMIZED 128-POINT PIPELINE FFT PROCESSOR USING MIXED RADIX 4-2 FOR OFDM APPLICATIONS
IMPLEMENTATION OF OPTIMIZED 128-POINT PIPELINE FFT PROCESSOR USING MIXED RADIX 4-2 FOR OFDM APPLICATIONS K. UMAPATHY, Research scholar, Department of ECE, Jawaharlal Nehru Technological University, Anantapur,
More informationDesign and Characterization of High Speed Carry Select Adder
Design and Characterization of High Speed Carry Select Adder Santosh Elangadi MTech Student, Dept of ECE, BVBCET, Hubli, Karnataka, India Suhas Shirol Professor, Dept of ECE, BVBCET, Hubli, Karnataka,
More information