CSE303 Logic Design II Laboratory 01

Similar documents
LAB #1 BASIC DIGITAL CIRCUIT

Binary Adders: Half Adders and Full Adders

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Basic Arithmetic (adding and subtracting)

LOGIC CIRCUITS. Kirti P_Didital Design 1

NAND. Grade (10) Instructor. Logic Design 1 / 13

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

Chapter Three. Digital Components

Philadelphia University Student Name: Student Number:

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

How a Digital Binary Adder Operates

Experiment 7 Arithmetic Circuits Design and Implementation

Electronic Engineering Part 1 Laboratory Experiment. Digital Circuit Design 1 Combinational Logic. (3 hours)

COMBINATIONAL LOGIC CIRCUITS

1. Mark the correct statement(s)

Von Neumann Architecture

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Combinational Logic Circuits

60-265: Winter ANSWERS Exercise 4 Combinational Circuit Design

Chapter 3: part 3 Binary Subtraction

Lecture #21 March 31, 2004 Introduction to Gates and Circuits

ECEN 468 Advanced Logic Design

Chapter 4 Arithmetic Functions

Combinational Logic II

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

Real Digital Problem Set #6

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

Institute of Engineering & Management

Experiment 9: Binary Arithmetic Circuits. In-Lab Procedure and Report (30 points)

Experimental Methods I

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

DIGITAL ELECTRONICS. Vayu Education of India

Chapter 4. Combinational Logic. Dr. Abu-Arqoub

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

GC03 Boolean Algebra

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

TWO-LEVEL COMBINATIONAL LOGIC

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

Register Transfer Language and Microoperations (Part 2)


Combinational Circuits

Chapter 4 Arithmetic

Combinational Circuits

Chapter 3 Arithmetic for Computers

CENG 241 Digital Design 1

REGISTER TRANSFER LANGUAGE

Computer Architecture and Organization: L04: Micro-operations

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

Computer Organization

Computer Logical Organization Tutorial

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

UNIT-III REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT

Introduction to Boole algebra. Binary algebra

Digital Logic Design Exercises. Assignment 1


QUESTION BANK FOR TEST

Dec Hex Bin ORG ; ZERO. Introduction To Computing

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

Written exam for IE1204/5 Digital Design Thursday 29/

R10. II B. Tech I Semester, Supplementary Examinations, May

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

EXPERIMENT #8: BINARY ARITHMETIC OPERATIONS

ELCT 501: Digital System Design

DIGITAL ELECTRONICS. P41l 3 HOURS

Combinational Logic Worksheet

THE LOGIC OF COMPOUND STATEMENTS

Chapter 4. Combinational Logic

ECE468 Computer Organization & Architecture. The Design Process & ALU Design

Principles of Computer Architecture. Chapter 3: Arithmetic

Logic, Words, and Integers

Revision: August 31, E Main Suite D Pullman, WA (509) Voice and Fax

Chapter 3. Gate-Level Minimization. Outlines

Boolean Algebra and Logic Gates

COMPUTER ARCHITECTURE AND DIGITAL DESIGN

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

IA Digital Electronics - Supervision I

Parallel logic circuits

*Instruction Matters: Purdue Academic Course Transformation. Introduction to Digital System Design. Module 4 Arithmetic and Computer Logic Circuits

01 Introduction to Digital Logic. ENGR 3410 Computer Architecture Mark L. Chang Fall 2006

Section 001. Read this before starting!

1 of 8. I. (13pts) TRUE OR FALSE

University of Toronto Mississauga. Flip to the back cover and write down your name and student number.

Propositional Calculus. Math Foundations of Computer Science

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Hybrid Electronics Laboratory

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Let s put together a Manual Processor

Code No: R Set No. 1

Simplification of Boolean Functions

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

ECE 152A LABORATORY 2

LECTURE 4. Logic Design

(ii) Simplify and implement the following SOP function using NOR gates:

Number System. Introduction. Decimal Numbers

Transcription:

CSE303 Logic Design II Laboratory 01 # Student ID Student Name Grade (10) 1 Instructor signature 2 3 4 5 Delivery Date -1 / 15 -

Experiment 01 (Half adder) Objectives In the first experiment, a half adder is implemented exclusively using AND/NAND or OR/NOR gates. Circuit diagrams This experiment is set up according to the circuit diagram shown below. Virtual instruments Set the instruments to 8 bits and the display to decimal (DEC). Experiment set-up -2 / 15 -

Virtual instruments Set the instruments to 8 bits and the display to decimal (DEC). Experiment set-up -3 / 15 -

Evaluation Enter into the table the responses you see at the output when various inputs are applied. Truth table: A B Sum (S) Carry(C) 0 0 0 1 1 0 1 1 From the truth table for the addition of two single-bit operands it can be seen that output S, the "Sum" output, is only ever "1" if no more than one operand has a value of "1". What logical operation has the same effect? Exclusive NOR, XNOR or equivalence Exclusive AND, XAND or equivalence Exclusive OR, XOR or antivalence A carry of C = 1 is output by the half-adder circuit when operand and operand B simultaneously have the value "1". What logical circuit has the same effect as this? NAND circuit OR circuit AND circuit Test of knowledge Use this table to determine the logic equation for a half adder. Logic equation for half-adder S (sum) output: S = (A B) (A B) S = (A B) + (A B) S = (A B) + (A B) Logic function for half adder C (carry) output: -4 / 15 -

C = A + B C = A B C = A B -5 / 15 -

Experiment 02 (Full adder) Experiment set-up -6 / 15 -

Evaluation Vary the logic level using the input switches at the input to the circuit in accordance with the truth table provided and determine the output responses whích are missing from the table. A B C Sum (S) Carry (c n+1 ) 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Karnaugh maps The Karnaugh-Veitch diagrams below show the contents of the truth table with separate entries for the sum and carry outputs. Sum output: A A B 0 1 0 1 B 1 0 1 0 C C C Carry output: A A B 1 1 1 0 B 0 1 0 0 C C C What range of numbers can be added together using a 1-bit full adder? -7 / 15 -

31 63 15 1 Test of knowledge Decimal numbers 6 and 16 are to be added together. How many 1-bit full adders need to be cascaded together to accomplish this? Only one Ten Four Five -8 / 15 -

Experiment 03 (4-bit numbers) Circuit diagram Experiment set-up Evaluation Decimal Binary 8 4 2 1-9 / 15 -

5 0 1 0 1 Inputs A-D 5 + 0 1 0 1 Inputs E-H Carry 10 Sum Decimal Binary 8 4 2 1 10 1 0 1 0 Inputs A-D 14 + 1 1 1 0 Inputs E-H Carry 24 Sum Do your calculated results agree with the actual results of the experiment? Yes No -10 / 15 -

Experiment 04 (Half subtractor) Circuit diagram Experiment set-up Evaluation Enter into the table the responses of the difference and carry/borrow-bit outputs when various logical inputs are applied. Truth table for half-subtractors): -11 / 15 -

A B Difference (D) 0 0 0 1 1 0 1 1 Logic equation for difference: D = (A B) + (A B) D = (A B) (A B) D = (A B) + (A B) Carry (C) Logic equation for borrow (carry): C = A B C = A B C = A B -12 / 15 -

Experiment 05 (Full subtractor) Circuit diagram -13 / 15 -

Experiment set-up Evaluation Fill out the truth table provided by entering the responses of the full subtractor circuit. Truth table: A B C Difference (D) Carry (c n+1 ) 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Logic equation for difference: -14 / 15 -

D = (A B C) + (A B C) + (A B C) (A B C) D = (A B C) + (A B C) + (A B C) + (A B C) D = (A B C) + (A B C) + (A B C) + (A B C) Logic equation for borrow (carry): C n+1 = (A C) + (B C) + (A B) C n+1 = (A C) + (B C) + (A B) C n+1 = (A C) (B C) (A B) -15 / 15 -