International Training Workshop on FPGA Design for Scientific Instrumentation and Computing November 2013

Similar documents
Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Recitation Session 6

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Experiment 4 Boolean Functions Implementation

1. Mark the correct statement(s)

Combinational Circuits Digital Logic (Materials taken primarily from:

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

ECE 152A LABORATORY 2

LOGIC CIRCUITS. Kirti P_Didital Design 1

Chapter 2. Boolean Expressions:

Orifice Flow Meter

Ch. 5 : Boolean Algebra &

Combinational Circuits

Chapter 6. Logic Design Optimization Chapter 6

An OpenSource Digital Circuit Design Flow

Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering. Winter/Summer Training

Application-Specific Mesh-based Heterogeneous FPGA Architectures

EEE130 Digital Electronics I Lecture #4_1

Combinational Logic Circuits

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Software Implementation of Break-Up Algorithm for Logic Minimization

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

PART 1. Simplification Using Boolean Algebra

CS8803: Advanced Digital Design for Embedded Hardware

Digital System Design with SystemVerilog

Simplification of Boolean Functions

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Synthesis of combinational logic

DKT 122/3 DIGITAL SYSTEM 1

Mid-Term Exam Solutions

ece5745-pla-notes.txt

1/28/2013. Synthesis. The Y-diagram Revisited. Structural Behavioral. More abstract designs Physical. CAD for VLSI 2

Retiming. Adapted from: Synthesis and Optimization of Digital Circuits, G. De Micheli Stanford. Outline. Structural optimization methods. Retiming.

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Embedded Systems. Copyright 2000 Ken Arnold 1. Outline. Embedded Hardware. Fluid Flow Analogies. Schematic Conventions. Voltage = Pressure

Last Name Student Number. Last Name Student Number

Homework. Update on website issue Reading: Chapter 7 Homework: All exercises at end of Chapter 7 Due 9/26

CprE 281: Digital Logic

3.3 Hardware Karnaugh Maps

COMBINATIONAL LOGIC CIRCUITS

Optimized Implementation of Logic Functions

Boolean Analysis of Logic Circuits

Chapter 2 Combinational Logic Circuits

Automatic Stress Effects Computation Based On A Layout Generation Tool For Analog IC

Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture

Written exam for IE1204/5 Digital Design Thursday 29/

A graphical method of simplifying logic

Introduction to Control Structures

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

Continuing with whatever we saw in the previous lectures, we are going to discuss or continue to discuss the hardwired logic design.

High performance computation: numerical music or numerical noise?

IE1204 Digital Design L7: Combinational circuits, Introduction to VHDL

Programmable Logic Devices (PLDs)

MODULE 5 - COMBINATIONAL LOGIC

ECE 2300 Digital Logic & Computer Organization. More Sequential Logic Verilog

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

V1 - VHDL Language. FPGA Programming with VHDL and Simulation (through the training Xilinx, Lattice or Actel FPGA are targeted) Objectives

PINE TRAINING ACADEMY

Digital Logic Lecture 7 Gate Level Minimization

Arithmetic-logic units

Sample Multiple-Choice Question 01

Summary. Boolean Addition

CSE303 Logic Design II Laboratory 01

8. Acknowledgements. 9. References

(ii) Simplify and implement the following SOP function using NOR gates:

Combinational hazards

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Computer Sc. & IT. Digital Logic. Computer Sciencee & Information Technology. 20 Rank under AIR 100. Postal Correspondence

Announcements. Midterm 2 next Thursday, 6-7:30pm, 277 Cory Review session on Tuesday, 6-7:30pm, 277 Cory Homework 8 due next Tuesday Labs: project

Experiment 3: Logic Simplification

END-TERM EXAMINATION

UNIT 6 CIRCUIT DESIGN

Gate-Level Minimization. section instructor: Ufuk Çelikcan

/90 TOTAL. 1(a) 8pts. fiv(a,b) is called the function.

HW #5: Digital Logic and Flip Flops

Application of Binary Decision Diagram in digital circuit analysis.

CS470: Computer Architecture. AMD Quad Core

CONTENTS Equivalence Classes Partition Intersection of Equivalence Relations Example Example Isomorphis

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Two-Level Multiple-Output Combinational Networks Design Web-based Tutoring Tool

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

24 Nov Boolean Operations. Boolean Algebra. Boolean Functions and Expressions. Boolean Functions and Expressions

POWR IP PZ1/17

Nikhil Gupta. FPGA Challenge Takneek 2012

5. Minimizing Circuits

Digital Circuits ECS 371

EECS Components and Design Techniques for Digital Systems. Lec 07 PLAs and FSMs 9/ Big Idea: boolean functions <> gates.

Evolution of CAD Tools & Verilog HDL Definition

EE292: Fundamentals of ECE

Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

User s Manual. Ronwaldo A. Collado Diosdado Y. Tejoso Jr. CMSC 130 Logistic Design and Digital Computer Circuits Second Semester, A. Y.

Control of an automatic parking gate

Breakup Algorithm for Switching Circuit Simplifications

BE/EE189 Design and Construction of Biodevices Lecture 1. BE/EE189 Design and Construction of Biodevices - Caltech

VHX - Xilinx - FPGA Programming in VHDL

Transcription:

2499-13 International Training Workshop on FPGA Design for Scientific Instrumentation and Computing 11-22 Digital CMOS Design Combinational and sequential circuits, contd. Pirouz Bazargan-Sabet Department ASIM, LIP6 University Pierre & Marie Curie (VI), 4 place Jussieu, 75252 Paris Cedex 05 France

Outline Digital CMOS design Boolean algebra Basic digital CMOS gates Combinational and sequential circuits Coding - Representation of numbers

How can I design a digital circuit? A set of gates (cell library) combinational gates memory elements

How can I design a digital circuit? Method to design combinational circuits Karnaugh table (local optimization) no method for global optimization synthesis tools

How can I design a digital circuit? Specify the circuit Combinational circuit : Boolean functions Sequential circuit?

Sequential Circuit transition function output function

How can I design a sequential circuit? I need a method to go from a black box to a white box transition function output function

How can I design a sequential circuit? The starting point (what I know) What the circuit is supposed to do Capture this knowledge into a representation that can be transposed into Boolean functions The aim How it will do it number of required memory elements

Representation of a sequential circuit? State graph = ( ) : input variables : output variables : states : transitions : output set conditions

= ( ) CMOS Circuits : set of transitions ( ) : source state : target state : transition condition

= ( ) : output set conditions ( ) : output variable : state : output set condition

Let consider a graph = ( ) Graphic representation of ( ) ( )

Representation of a sequential circuit? State graph Transpose into a graphic representation the expected behavior of a sequential system = ( )

Example Two signals each transmitting a series of bits (1 bit at a cycle) Design a system that sets a flag if the value transmitted by is different than

Example ( ) ( )

Representation of a sequential circuit? State graph = ( ) define the number of memory elements required to represent

Example ( ) ( ) 2 states 1 memory element

Representation of a sequential circuit? State graph = ( ) define the number of memory elements required to represent represent each state by a vector of

Example ( ) ( ) ( ) ( ) 2 states 1 memory element

Representation of a sequential circuit? State graph = ( ) define the transition function : sum of the Boolean function of the transitions that have as target a state where

Example ( ) ( ) ( ) ( ) ( )

Representation of a sequential circuit? State graph = ( ) define the output function : sum of the output conditions concerning

Example ( ) ( ) ( ) ( ) ( )

Representation of a sequential circuit? State graph = ( ) implement the Boolean functions :,

Example CMOS Circuits ( ) ( ) ( )

How can I design a sequential circuit (summary)? = ( ) graphic representation of the behavior define the number of memory elements required to represent represent each state by a vector of define the transition function define the output function implement the Boolean functions