ASYNC Rik van de Wiel COO Handshake Solutions

Similar documents
Clockless IC Design using Handshake Technology. Ad Peeters

ARM996HS. The First Licensable, Clockless 32-bit Processor Core

Growth outside Cell Phone Applications

Asynchronous on-chip Communication: Explorations on the Intel PXA27x Peripheral Bus

Cadence SystemC Design and Verification. NMI FPGA Network Meeting Jan 21, 2015

Contents of this presentation: Some words about the ARM company

Introduction CHAPTER IN THIS CHAPTER

ELC4438: Embedded System Design ARM Embedded Processor

IMPROVES. Initial Investment is Low Compared to SoC Performance and Cost Benefits

EDA: Electronic Design Automation

Bus AMBA. Advanced Microcontroller Bus Architecture (AMBA)

An overview of standard cell based digital VLSI design

ARM Processors for Embedded Applications

Using XAP Processors in Space Applications

An Overview of Standard Cell Based Digital VLSI Design

Overview. Design flow. Principles of logic synthesis. Logic Synthesis with the common tools. Conclusions

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

TIMA Lab. Research Reports

PG Certificate. VLSI Design & Verification (RTL using Verilog, FPGA Design Flow & Verification) (Live Project)

NS115 System Emulation Based on Cadence Palladium XP

Dr. Ajoy Bose. SoC Realization Building a Bridge to New Markets and Renewed Growth. Chairman, President & CEO Atrenta Inc.

FABRICATION TECHNOLOGIES

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

So you think developing an SoC needs to be complex or expensive? Think again

Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink

ADPCM-LCO Voice Compression Logic Core

101-1 Under-Graduate Project Digital IC Design Flow

Intellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus

Embedded Systems: Architecture

Design of AMBA Based AHB2APB Bridge

Multi-core microcontroller design with Cortex-M processors and CoreSight SoC

STM32 F0 Value Line. Entry-level MCUs

ELCT 912: Advanced Embedded Systems

Power, Performance and Area Implementation Analysis.

Design Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration. Faraday Technology Corp.

Towards Optimal Custom Instruction Processors

Multi processor systems with configurable hardware acceleration

Technology Platform Segmentation

System-on-Chip Design for Wireless Communications

LX4180. LMI: Local Memory Interface CI: Coprocessor Interface CEI: Custom Engine Interface LBC: Lexra Bus Controller

Design Center KM211. from Idea to Implementation!!! IC Design & IP

RISC-V Core IP Products

Copyright 2016 Xilinx

Solving Today s Interface Challenge With Ultra-Low-Density FPGA Bridging Solutions

PG Certificate. Embedded, Internet Of Things & Android

TSBCD025 High Voltage 0.25 mm BCDMOS

Architectural design proposal for real time clock for wireless microcontroller unit

Bluetooth low energy technology Bluegiga Technologies

HVSoCs: A Framework for Rapid Prototyping of 3-D Hybrid Virtual System-on-Chips

Introduction to Embedded Systems

Cover TBD. intel Quartus prime Design software

The SOCks Design Platform. Johannes Grad

TIRIAS RESEARCH. Lowering Barriers to Entry for ASICs. Why ASICs? Silicon Business Models

Cover TBD. intel Quartus prime Design software

Low-Power Processor Solutions for Always-on Devices

Digitization of non-volatility Jean-Pascal BOST, CEO

DQ8051. Revolutionary Quad-Pipelined Ultra High performance 8051 Microcontroller Core

Digital Blocks Semiconductor IP

USRP 5G Product Update

CMP Conference 25 th January 2012 Research - Education. Director of Business Development EMEAI

Lecture 11 Logic Synthesis, Part 2

SiRFstar II ARCHITECTURE:

Fujitsu SOC Fujitsu Microelectronics America, Inc.

Techniques for Optimizing Performance and Energy Consumption: Results of a Case Study on an ARM9 Platform

Design Once with Design Compiler FPGA

Excalibur Device Overview

MOJTABA MAHDAVI Mojtaba Mahdavi DSP Design Course, EIT Department, Lund University, Sweden

Jack Kang ( 剛至堅 ) VP Product June 2018

High Performance Mixed-Signal Solutions from Aeroflex

Graphics: Alexandra Nolte, Gesine Marwedel, Universität Dortmund. RTL Synthesis

Chapter 5. Introduction ARM Cortex series

2-bit ARM Cortex TM -M3 based Microcontroller FM3 Family MB9A130 Series

Glossary. AHDL A Hardware Description Language, such as Verilog-A, SpectreHDL, or VHDL-A, used to describe analog designs.

AT-501 Cortex-A5 System On Module Product Brief

Resource Efficiency of Scalable Processor Architectures for SDR-based Applications

FPGA PROTOTYPING BY VERILOG EXAMPLES XILINX SPARTAN 3 VERSION

Digital Signal Processor Core Technology

Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles

Multi-Gigahertz Parallel FFTs for FPGA and ASIC Implementation

System on Chip (SoC) Design

ADPCM-HCO Voice Compression Logic Core

ECE 448 Lecture 15. Overview of Embedded SoC Systems

ESA Contract 18533/04/NL/JD

ECC1 Core. Elliptic Curve Point Multiply and Verify Core. General Description. Key Features. Applications. Symbol

System Verification of Hardware Optimization Based on Edge Detection

Lecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration

Design Solutions in Foundry Environment. by Michael Rubin Agilent Technologies

DESIGN STRATEGIES & TOOLS UTILIZED

Embedded Systems Dr. Santanu Chaudhury Department of Electrical Engineering Indian Institute of Technology, Delhi. Lecture - 10 System on Chip (SOC)

An OpenSource Digital Circuit Design Flow

NEW APPROACHES TO HARDWARE ACCELERATION USING ULTRA LOW DENSITY FPGAs

Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience

Design Tools for 100,000 Gate Programmable Logic Devices

EE290 A: Advanced Topics in CAD

VERY LOW POWER MICROPROCESSOR CELL

Chapter 5: ASICs Vs. PLDs

EEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture

AIM: To create a project for implement a wireless communication protocol on an embedded system- ZigBee.

OSCI Update. Guido Arnout OSCI Chief Strategy Officer CoWare Chairman & Founder

CMP Conference 20 th January Director of Business Development EMEA

Transcription:

ASYNC 2006 Rik van de Wiel COO Handshake Solutions

Outline Introduction to Handshake Solutions Applications Design Tools ARM996HS Academic Program

Handshake Solutions Started as research project in Philips Research in 1986 (Tangram) Technology and tools used by Philips Semiconductors for products since 1995 Line of Business of Philips Technology Incubator since January 1 st 2004 License technology and offer products to parties both inside and outside Philips Grow business Form strategic partnerships Spin-out planned

Handshake Solutions offers Handshake Technology design flow Targeted at your design flow (Cadence, Synopsys, Magma, Mentor) Targeted at your favourite library (In-House, TSMC, ) Services Design support (we help implementing) Design service (we do the implementation) Training and consultancy IP blocks HT80C51 microcontroller subsystems (including peripherals) ARM996HS (licensed by ARM Ltd.)

Proven success 100M+ Handshake Technology based ICs sold 20+ market-tested products Proven by many years of use in design projects Applications in: Smartcards Automotive Wireless connectivity

Applications Wireless applications: Cordless telephones Wireless game consoles Key drivers: Low energy consumption => longer battery life time Low EM emission => increase RF performance

Applications Automotive applications: In-vehicle networking (CAN/LIN transceivers) Sensors Key drivers: Low energy consumption Low EM emission Robustness

Applications Smartcard applications: epassports etickets (public transport, World Cup tickets, ) ecreditcards (VISA, ) Access control (NASA, ) Key drivers: Low energy consumption => enabling more functionality Low EM emission => improved contactless performance

Key Customers & Partners Philips Semiconductors The Boeing Company Malaysia Microelectronics Solutions ARM Ltd. Bruco B.V. Silicon & Software Systems (S3)

Design Tools A complete and mature tool set Entry language called HASTE Based on standard-cell libraries (no dedicated cells needed) Interfaces with standard EDA tools for: Logic optimization Timing verification Test-pattern generation Backend work Supports: Integration with synchronous blocks/systems Scan-test-based DfT FPGA prototyping Behavioral synthesis Scan-chain insertion Logic optimization Lib mapping Verilog netlist Haste design Verilog netlist Verilog netlist P & R Layout Handshake Solutions tools Cadence Synopsys Mentor Magma scripts & constrains Sign-off

Increase of design productivity Customers report: Code size reduction of 2x 12x compared to RTL VHDL Design productivity increase with 2x 5x Allows more design space exploration within the same time budget Reduce development cost and time Customers IP maintainability has dramatically improved

ARM996HS Low power, low cost ARM9 processor HS and ARM Ltd. jointly developed the ARM996HS core Designed in Haste, synthesized with HS design flow Delivered as firm standard-cell netlist (Only standard EDA tools needed to go to layout) Complete design and validation effort was about half of experienced design team of ARM968 needed ARM996HS is licensed by ARM Ltd. Aimed at markets that require Low cost Low power Low electromagnetic emission Robustness Application domains Automotive Sensor networks Low-cost consumer Medical implants

ARM996HS Processor Overview 32-bit RISC CPU core ARMv5TE architecture 5 stage integer pipeline Fast 32-bit MAC 16-bit Thumb and 32-bit ARM instruction sets Harvard architecture core Dual AMBA 3 AHB-Lite interfaces Instruction interface Data interface Memory protection unit (MPU) Non-maskable interrupts (NMI) Hardware divide

ARM996HS Low Current Peaks, Total Current ARM996HS consumes 2.8x less power than an ARM968E-S and reduces current peaks by a factor 2.4 Current (A) Cumulative Energy (J) Current (A) Cumulative Energy (J) Time (s) Clock-gated ARM968E-S Time (s) Handshake ARM996HS

ARM996HS Low Electromagnetic Emission ARM996HS offers low electromagnetic emission across the whole spectrum Energy (db) Energy (db) Frequency (Hz) Clock-gated ARM968E-S Frequency (Hz) Handshake ARM996HS

ARM996HS Low EM Emission in the FM radio band ARM996HS guarantees no interference in FM radio band (80 MHz 120 MHz) FM BAND FM BAND Clock-gated ARM968E-S at 50 MHz Handshake ARM996HS

ARM996HS Low EM Emission in the wireless band ARM996HS reduces EME peaks by up to 25 db in the wireless band (800 MHz 2.6 GHz) Clock-gated ARM968E-S Handshake ARM996HS

ARM996HS Benchmarking: PPA Frequency [equiv. MHz] Performance [DMIPS] Power [mw/equiv. MHz] Gate Count [NAND2 equiv] ARM996HS 50 (worst,1.08 V, 125 ºC) 77 (nominal, 1.2V, 25 ºC) 54 (worst, 1.08 V, 125 ºC) 83 (nominal, 1.2V, 25 ºC) 0.045 89K ARM968E-S 100 107 0.13 88K Simulations for the ARM968E-S and ARM996HS done on a post-layout netlist in a Sage-X 0.13µ TSMC process ARM968E-S netlist synthesized for 100 MHz For power simulations, ARM968E-S and ARM996HS running at 77 equiv. MHz (or 83.3 DMIPS) in nominal case conditions Equivalent MHz is the speed needed by an ARM968E-S to achieve equivalent performance

ARM996HS FPGA prototype

Academic Program Enable academic institutes low cost access to Handshake Solutions design tools and flow (for educational and research purpose) European institutes: licensing via Europractice Non-European institutes: direct licensing by HS For more information see www.handshakesolutions.com Licensing will start from April 1, 2006

More information If you would like more info on: ARM996HS (white paper, Technical Ref. Manual) HT80C51 Design Tools Haste (Language Manual) Academic program Job opportunities Visit our web site: www.handshakesolutions.com, Or contact me: rik.van.de.wiel@handshakesolutions.com

Handshake Solutions www.handshakesolutions handshakesolutions.com

Ultra low-power HT80C51 8-bit microcontroller subsystem Compatible with original 80C51 Extremely low power: 89 pj per instruction Very low electromagnetic emission Factor 5 lower current peaks / ground bounce Zero power in standby mode with immediately wake-up Both asynchronous and synchronous mode of operation Subsystem is configurable (peripherals, bridge to sync bus) Energy Consumption Handshake Clocked 80C51 80C51