Next Generation Microprocessor Functional Prototype SpaceWire Router Validation Results

Similar documents
Next Generation Multi-Purpose Microprocessor

DEVELOPING RTEMS SMP FOR LEON3/LEON4 MULTI-PROCESSOR DEVICES. Flight Software Workshop /12/2013

COMPARISON BETWEEN GR740, LEON4-N2X AND NGMP

CCSDS Time Distribution over SpaceWire

CCSDS Unsegmented Code Transfer Protocol (CUCTP)

Development an update. Aeroflex Gaisler

ESA Contract 18533/04/NL/JD

Characterizing the Performance of SpaceWire on a LEON3FT. Ken Koontz, Andrew Harris, David Edell

Final Presentation. Network on Chip (NoC) for Many-Core System on Chip in Space Applications. December 13, 2017

GR740 Technical Note on Benchmarking and Validation

GR740 Technical Note on Benchmarking and Validation

Processor and Peripheral IP Cores for Microcontrollers in Embedded Space Applications

GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES

GAISLER. Radiation-Tolerant 10x SpaceWire Router Radiation Tolerant 6x SpaceWire Router with PCI RT-SPW-ROUTER Data Sheet and User s Manual

GR740 Processor development

Executive Summary Next Generation Microprocessor (NGMP) Engineering Models Product code: GR740

LEON3-Fault Tolerant Design Against Radiation Effects ASIC

Introduction to LEON3, GRLIB

Time synchronization in SpaceWire networks

LEON4: Fourth Generation of the LEON Processor

EMC2. Prototyping and Benchmarking of PikeOS-based and XTRATUM-based systems on LEON4x4

High Accuracy Time Synchronization over SpaceWire Networks

Advanced Computing, Memory and Networking Solutions for Space

UNIVERSAL SPACEWIRE INTERFACE TO/FROM VME AND TO/FROM PCI

Multi-DSP/Micro-Processor Architecture (MDPA)

Migrating from the UT699 to the UT699E

GAISLER. SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet

Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT

High Accuracy Time Synchronization over SpaceWire Networks - update

SoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications

Booting a LEON system over SpaceWire RMAP. Application note Doc. No GRLIB-AN-0002 Issue 2.1

ESA IPs & SoCs developments

Massively Parallel Processor Breadboarding (MPPB)

A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS

Intellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus

GigaX API for Zynq SoC

Table 1: Cross Reference of Applicable Products

SpaceWire 101. Webex Seminar. February 15th, 2006

White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices

Scalable Sensor Data Processor Development Status DSP Day - September 2014

6.9. Communicating to the Outside World: Cluster Networking

SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking

SpaceWire Remote Terminal Controller

INT G bit TCP Offload Engine SOC

SoC Design. Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik

Multi-DSP/Micro-Processor Architecture (MDPA) Paul Rastetter Astrium GmbH

A common basic SW and DPU platform for the JUICE mission Instruments

Remote Memory Access in Embedded Networked Systems

Network on Chip Architecture: An Overview

Module 17: "Interconnection Networks" Lecture 37: "Introduction to Routers" Interconnection Networks. Fundamentals. Latency and bandwidth

Technical Note on NGMP Verification. Next Generation Multipurpose Microprocessor. Contract: 22279/09/NL/JK

SpaceFibre Flight Software Workshop 2015

8. Migrating Stratix II Device Resources to HardCopy II Devices

ESA Supported General Purpose Standard Microprocessors

Aeroflex Colorado Springs Application Note

High Accuracy Time Synchronization over SpaceWire Networks - an update

Developing deterministic networking technology for railway applications using TTEthernet software-based end systems

Gaisler LEON3 RTEMS driver documentation

Jiri Gaisler. Gaisler Research.

Configurable Router Design for Dynamically Reconfigurable Systems based on the SoCWire NoC

PRODUCT PREVIEW TNETV1050 IP PHONE PROCESSOR. description

MARC Mini-Project and SpaceWire-RT

UT700 LEAP VxWorks 6.7 BSP Manual

Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors

Current and Next Generation LEON SoC Architectures for Space

RiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner

SpaceWire Router ASIC

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

EPIC board ensures reliability in the toughest environment

TopNet implementation: SpW IP Tunnel and Protocol Analyser

Meltdown, Spectre, and Security Boundaries in LEON/GRLIB. Technical note Doc. No GRLIB-TN-0014 Issue 1.1

Leveraging OpenSPARC. ESA Round Table 2006 on Next Generation Microprocessors for Space Applications EDD

A FULLY VIRTUAL MULTI-NODE 1553 BUS COMPUTER SYSTEM

Configure IP SLA Tracking for IPv4 Static Routes on an SG550XG Switch

Research and Analysis of Flow Control Mechanism for Transport Protocols of the SpaceWire Onboard Networks

SpaceWire - Time Distribution Protocol VHDL IP Core User s Manual

Implimentation of SpaceWire Standard in SpaceWire CODEC using VHDL

SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft. SpaceTech Expo Gregor Cranston Business Development Manager

Novel Intelligent I/O Architecture Eliminating the Bus Bottleneck

A Scalable Multiprocessor for Real-time Signal Processing

Product Technical Brief S3C2413 Rev 2.2, Apr. 2006

for On-Board Communications Project Status Noordwijk, Netherlands

Remote Memory Access in Embedded Networked Systems

Testing Minimum Inter Frame Gap (IFG)

The RM9150 and the Fast Device Bus High Speed Interconnect

LTE system performance optimization by RED based PDCP buffer management

NetFPGA Hardware Architecture

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

SpaceFibre Port IP Core

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester

Designing Embedded Processors in FPGAs

NoC Test-Chip Project: Working Document

Copyright 2016 Xilinx

End-to-End Adaptive Packet Aggregation for High-Throughput I/O Bus Network Using Ethernet

System-On-Chip Design with the Leon CPU The SOCKS Hardware/Software Environment

SpaceWire RMAP Protocol

Aeroflex Gaisler RTEMS driver documentation

OASIS NoC Architecture Design in Verilog HDL Technical Report: TR OASIS

11 ASYNCHRONOUS SERIAL PORTS

The Network Layer and Routers

Transcription:

Next Generation Microprocessor Functional Prototype SpaceWire Router Validation Results Jonas Ekergarn, Jan Andersson, Andreas Larsson, Daniel Hellström, Magnus Hjorth Aeroflex Gaisler AB Roland Weigand ESA SpaceWire Conference 2013 2013-06-13 www.aeroflex.com/gaisler

Next Generation MicroProcessor (NGMP) Quad-processor system-on-chip Four LEON4FT SPARCV8+ processors, with shared Level-2 cache DDR2-800 SDRAM main memory interface SpaceWire router with 8 external and 4 internal ports. 10/100/1000 Mbit Ethernet MACs 66 MHz PCI interface Target frequency is 400 MHz Part of ESA roadmap for standard microprocessor components. Implementation in rad-hard technology on hold, pending suitable technology for space. Functional prototype based on easic Nextreme2, 45 nm. Silicon received in August 2012, and an evaluation board has been manufactured. 2

Next Generation MicroProcessor Functional Prototype (NGFP) Functional prototype compared to NGMP baseline High Speed Serial Links not present. DDR2-600 SDRAM 200 Mbit/s SpaceWire link speed 200 MHz system frequency 3

SpaceWire Router in NGMP Configuration Eight external SpaceWire ports. Four internal AMBA ports. 64 entries per N-Char receive and transmit FIFO. 32 entries per 32-bit AMBA port FIFO. Four DMA channels per AMBA port. Hardware RMAP target in each AMBA port. 16-bit common prescaler and 10-bit individual timers for each port. Role in NGMP Replaced initial plan to use four SpaceWire codecs with AHB interface (GRSPW2 IP core). NGMP targeted at general payload processing. Router AMBA ports are software compatible with GRSPW2. SpaceWire router provides more options to system designers. 4

SpaceWire router validation High-speed communication through AMBA ports Routing traffic through Level-2 cache Routing traffic behind Level-2 cache High-speed SpaceWire traffic Running all SpaceWire links in 200 Mbit/s SpaceWire router key functionality Group adaptive routing Packet distribution Priority routing Packet timers 5

SpaceWire Router Validation AMBA ports (1/2) Validation procedure RTEMS application routing packet through all AMBA ports. Unique sequence numbers and data for validation. 200 MHz system clock. Test configurations: CFGA: Cache-coherent system with Level-2 cache, caching all traffic CFGB: System with Level-2 cache. SpaceWire DMA buffers not cached, and SpaceWire DMA traffic does not pass through Level-2 cache. 6

SpaceWire Router Validation AMBA ports (2/2) Validation results CFGA: Combined throughput of DMA ports 1,54 Gbit/s Performance negatively affected if other software instances make use of shared Level-2 cache. CFGB*: 18% decrease in throughput compare to CFGA. When bypassing Level-2 cache the DMA traffic has negligible impact on software => Effective when other software instances make use of Level-2 cache. * Completed on FPGA prototype due to NGFP IOMMU silicon errata. 7

SpaceWire Router Validation Group adaptive routing Group adaptive routing principle One or more ports grouped together for each address. For an incoming packet, the first available output port is selected. Validation procedure AMBA ports used as source ports, and final destination ports. Two SpaceWire ports grouped together. Packets routed from AMBA port out onto one SpaceWire port, and back to AMBA port. SpaceWire link speed of 200 Mbit/s Validation results Correct port selected when other port was not running. Correct port selected when other port was busy. Group adaptive routing routine works for both physical and logical addresses. 8

SpaceWire Router Validation Packet distribution Packet distribution principle One or more ports grouped together for each address. Incoming packets are forwarded to all ports in the group. Validation procedure AMBA ports used as source ports, and final destination ports. Two SpaceWire ports grouped together. Packet routed from AMBA port, out onto both SpaceWire ports, and back to different AMBA ports (group adaptive routing used for second address byte). SpaceWire link speed of 200 Mbit/s Validation results Packets sent on all ports when all ports were running, and not busy. Packets not sent on any port if one port was not running, or busy. Packet distribution routine works for both physical and logical addresses. 9

SpaceWire Router Validation Priority routing Priority routing principle Two-level priority for each address (physical and logical) Round robin used for each priority level. Validation procedure AMBA ports used as source ports, and final destination ports. Packets with addresses with different priority sent from all AMBA ports. Packets routed out onto a single SpaceWire port, back to a single AMBA port. SpaceWire link speed of 200 Mbit/s Validation results Receive order of packets verified. Priority routing works for both logical and physical addresses. 10

SpaceWire Router Validation Packet timers Packet timer functionality Common prescaler, and individual packet timers for each port. Timer starts when destination port(s) have been selected for a packet. Timer reload when data flows through the wormhole. Packet spilled if timer expire. Validation procedure AMBA ports used as source ports, and final destination port. Packets routed out onto the same SpaceWire port. First packet routed again onto a port that was not running. SpaceWire link speed of 200 Mbit/s Validation results Packets never spilled if packet timer for source port not enabled. Destination ports' packet timers does not affect packet transmission. Packets spilled if source port's packet timer expire. 11

Additional validation (not in paper) Time-code forwarding Link start on request, and Auto disconnect Router configuration through RMAP to port 0. SpaceWire RMAP traffic to AMBA ports. RTEMS AMBA port test running together with Linux. RTEMS AMBA port test also routing packet on external ports. SpaceWire router used with companion board (GR-RASTA-IO) during PCI validation. 12

Conclusions Functionality to bypass Level-2 cache successfully demonstrated. High-speed communication through the SpaceWire router's AMBA ports verified. Core functionality of the SpaceWire routing switch verified through test cases using group adaptive routing, packet distribution, priority routing, and packet timers Thank you for your time. Questions? 13