Migrating from the UT699 to the UT699E
|
|
- Kerrie Fox
- 5 years ago
- Views:
Transcription
1 Standard Products Application Note Migrating from the UT699 to the UT699E January Table 1.1 Cross Reference of Applicable Products Product Name: Manufacturer Part Number SMD # Device Type Internal PIC 1 Number: UT699E 32-bit Fault-Tolerant SPARC V8/LEON 3FT Processor UT699E , 02 WQ02 1. Overview 1.PIC = Product Identification Code The UT699E is an enhanced version of the UT699. The main development objective for the UT699E was to improve performance and reduce power consumption over the UT699 while supporting backward compatibility. The UT699E is a drop-in replacement to the UT699, and customers utilizing the UT699 have a simple migration path to the new device. Since there are significant performance improvements, consideration should be given to evaluate real-time systems to capitalize on the improvements. Beyond the change to core voltage, there are several minor differences between the two devices that are explained in this document and summarized in the following table. Table 2: Summary of UT699 versus UT699E differences Attribute UT699 UT699E Recommendations LEON3 Cache Size I-8kB, D-8kB I-16kB, D-16kB LEON3 Data Cache Misses Cache fetches 32-bit word(s) containing missed data Cache misses always result in cache line fill Must initialize all cachable data memory and evaluate realtime systems for latency changes LEON3 Cache Snooping Not functional Fully functional Replace software snooping routines with hardware snoop operations LEON3 Cache Freeze Cache freeze is available for data and instruction cache Only instruction cache freeze is available Primarily a software analysis feature. Evaluate all software using this feature and adjust for no data cache freeze LEON3 Load Delay Pipeline load delays is 2 Pipeline load delays is 1 Evaluate real-time systems for latency changes LEON3 MMU I/D TLB entries 2 clocks stall on write hit I/D TLB entries No stall on write hit - 1 -
2 Table 2: Summary of UT699 versus UT699E differences Attribute UT699 UT699E Recommendations LEON3 FPU GRFPU with errata Improved GRFPU, correcting previous errata Consider recompiling code without the -mtune option LEON3 Register File Protected against SEU using 7-bit BCH (SEC/ DED) Protected against SEU using TMR LEON3 Multiplier 16-bit multiplier requiring 5 clocks per MUL instruction 32-bit multiplier requiring 1 clock per MUL instruction LEON3 Instruction Trace Buffer 128 lines 256 lines LEON3 Integer Unit Pipeline restart on correction Correction without pipeline restart LEON3 AHB Trace Buffer 128 lines 256 lines Core Voltage 2.5V 1.2V Change core supply voltage Memory interface I/O drivers 12mA 24mA Evaluate PCB signal integrity and consider adding series termination resistors Memory Controller Register 3, factory test bit (bit 28 of MCFG3) Not Supported Supported Must be set to 0 for proper memory operations SpaceWire Receive Clock to system clock relationship Derived RX clock (RxCLK 2 x SYS_- CLK) No longer tied to SYS_- CLK, relationship is now related to the SPW_CLK SPW_CLK 3/4 receive data rate (max) SpaceWire IP Core GRSPW (with RMAP present on ports 2 and 3) GRSPW2 (with RMAP on a 4 ports) SpaceWire Timer and Disconnect Register SpaceWire Write Synchronization Error bit Present Not used No change unless software is dependent on register values Present Not used SpaceWire RMAP error code No support for RMAP invalid destination address error code RMAP invalid destination address error code is supported SpaceWire SPW_CLK to system clock relationship SPW_CLK 4 x SYS_- CLK SPW_CLK 8 x SYS_- CLK SpaceWire Control Register Port Loopback bit (bit 22) Not Supported Supports internal loopback Ensure initalization routines set this feature disabled ( 0 ) for normal operations - 2 -
3 Table 2: Summary of UT699 versus UT699E differences Attribute UT699 UT699E Recommendations Ethernet Debug Communications Link Not Supported Supported PCI Parity Error (PERR) Flag Target parity error notification not supported Target parity error notification is supported for current designs CAN Transmit Interrupt clear race condition CAN OC: interrupt can be cleared before read CAN Transmit Interrupt operates normally Plug & Play IP core detection Cores detected normally Inactive cores detected 2. Hardware Considerations: LEON 3FT 2.1 Cache Size The UT699 has 8kB of instruction cache and 8kB of data cache configured as 2-way set associative. The UT699E has 16kB of instruction cache and 16kB of data cache configured as 4-way set associative. The CPU core automatically manages cache memory when cache is enabled. Therefore, no modification to code is required. If application software makes direct accesses to cache for diagnostic purposes, software designers may choose to redesign these applications to take advantage of the larger cache sizes. 2.2 Data Cache Misses For the UT699, a data cache miss that occurs on a 32-bit word read results in the cache fetch of a single word. A similar cache miss in the UT699E results in the fetch of an entire cache line (4 words). This enhancement potentially reduces the frequency of access to memory and improves performance when accessing SDRAM. Additionally, system designers should evaluate latency changes affecting real-time systems. 2.3 Cache Snoop The UT699E provides the capability to perform automated bus snooping of the AHB bus. This feature monitors the AHB for transactions involving cachable address space and forces the cache to be marked as invalid when a bus master performs a write on the associated address. Cache Snoop is not supported for the UT Cache Freeze The UT699 has the ability to freeze both address and data cache. The UT699E can only freeze the instruction cache. The ability to perform a cache freeze is a feature used to reduce the impact of interrupts on software timing and to simplify worst case execution time (WCET) analysis. Enabling cache freeze for the UT699E will not prevent the data cache from being updated. For information regarding the effect this will have to software, see Section Pipeline Load Delay The pipeline data load delay is reduced from 2 clock cycles in the UT699 down to 1 clock cycle for the UT699E. 2.6 Memory Management Unit (MMU) Translation Lookaside Buffer (TLB) is incresed to 16 entries for the UT699E, improving performance in applications using the MMU by allowing for a higher hit TLB rate. The UT699 supports only 8 entries
4 2.7 Floating Point Unit (FPU) The UT699 FPU unit requires a compiler workaround to ensure single-precision floating point data is stored correctly in the FPU. The workaround inserts NOPs between FPU load and store operations. The UT699E does not require a special workaround for FPU operations, permitting optimal performance for FPU operations. For more information regarding the effect this will have to software, see Section Register File 2.9 Multiplier The UT699E uses a Triple Modular Redundant (TMR) architecture to protect the Integer Unit register files against errors due to Single Event Upset (SEU). This change provides a reduction in processor execution time since the instruction(s) don t need to be restarted. The UT699 uses a 7-bit BCH EDAC architecture to protect against errors due to SEUs. Although robust, the 7-bit BCH increases the processor execution time in the event of a SEU. The Multiplier used for the UT699E is improved to permit operations on 32-bit words at 1 clock cycle per instruction. This improvement is transparent to software. The UT699 permits operations on 16-bit words at 5 clock cycles per instruction Integer Unit (IU) The UT699E IU is capable of correcting data without a pipeline restart to support register file error correction where the UT699 causes a pipeline restart each time data is corrected Instruction Trace Buffer The UT699E Instruction Trace Buffer attached to the IU consists of 256 lines deep by 128-bits wide storage to form a circular buffer used to capture instructions used by the IU. In contrast, the UT699 Instruction Trace Buffer is a 128 lines deep by 128-bit wide circular buffer. This enhancement permits monitor of longer instruction history than the UT Core Voltage Core voltage used in the UT699 has been reduced to 1.2V for the UT699E. Power pin functionality remains unchanged between the two devices which will require a designer to change the V DDC pin power supply from 2.5V to 1.2V. The reduction in core voltage results in a reduction of core power consumption by as much as 87%, when compared to the UT AHB Trace Buffer The UT699E AHB Trace Buffer attached to the AHB controller consists of 256 lines deep by 128-bits wide storage to form a circular buffer used to capture AHB transactions. In contrast, the UT699 AHB Trace Buffer is a 128 lines deep by 128-bit wide circular buffer. This enhancement permits monitoring of longer instruction histories than the UT Hardware Considerations: Memory Interface 3.1 Memory Interface Drivers The memory interface output buffers in the UT699 are implemented with 12mA drivers. The UT699E output buffers are improved with 24mA drivers to meet the demands of higher capacitive loads. In a more lightly loaded system, the printed circuit board design might require higher valued series resistors on the outputs in order to maintain desired signal integrity. Aeroflex recommends that system designers make use of the UT699E IBIS model in order to determine required changes for signal integity
5 3.2 Memory Controller Register 3 (MCFG3) The UT699E is designed with the same memory controller IP as used for the UT700. The IP has the capability of performing Reed-Solomon EDAC operations. However, the additional EDAC pins required to perform this operation are internally terminated. The UT699E is capable of only BCH EDAC. Memory controller register 3 is used to configure the SDRAM, enable EDAC, and perform EDAC related testing. Functionality related to bit 28 of MCFG3 has been added for factory test. Bit 28 is not writable in the UT699. Section 6 describes any concerns and considerations affecting software. 4. Hardware Considerations: SpaceWire 4.1 SpaceWire Clock The GRSPW core in the UT699 uses a transmit clock, SPW_CLK, input to clock the transmit subsystem. The receiver clock is a recovered clock that is generated from the data and strobe inputs. The receive clock is limited by the system clock frequency, RxCLK 2 x SYS_CLK, for the UT699. The SPW_CLK used by the UT699 is limited by the SYS_CLK to SPW_CLK 4 x SYS_CLK. The GRSPW2 core in the UT699E uses the SPW_CLK to clock the transmit subsystem and to sample the receive signals for the receive subsystem. The receive data rate for the UT699E is limited by the SPW_CLK to 4/3 * SPW_CLK. The SPW_CLK for the UT699E can not be greater than 8 times the system clock frequency. 4.2 RMAP on all Four SpaceWire Ports RMAP protocol is only supported on SpaceWire ports 2 and 3 in the UT699. The UT699E supports the RMAP protocol for all SpaceWire2 ports (i.e. 0, 1, 2, and 3). Section 6 describes any concerns and considerations effecting software. 4.3 Timer and Disconnect Register The Timer and Disconnect Register is no longer used with the GRSPW2 core for the UT699E. This register is not needed as the configuration is done by setting the CLKDIVSTART field in the Clock Divisor Register. Section 6 describes any concerns and considerations affecting software. 4.4 Write Synchronization Error (WE) Bit Not Used The Write Synchronization Error bit in the SpaceWire Status Register is not used with the GRSPW2 core in the UT699E. The UT699 uses this bit to detect a write synchronization error condition related to each GRSPW core. This bit will always be read as 0 in the case of the GRSPW2 core used with the UT699E. Section 6 describes any concerns and considerations affecting software. 4.5 SpaceWire Port Loopback The SpaceWire2 core implemented in the UT699E now supports an internal loopback feature. This feature provides the capability to internally loop the transmit output to the receive input. This feature is enabled by setting the bit 22 in the SpaceWire Control Register to 1. The internal loopback feature is not supported by the SpaceWire core in the UT SpaceWire RMAP Error Code UT699 does not support RMAP invalid destination address error code. The UT699E supports RMAP invalid destination address error code
6 5. Additional Hardware Considerations 5.1 Ethernet Debug Communications Link (EDCL) The UT699E now supports EDCL. EDCL permits access to the Debug Support Unit (DSU) and other system resources using the Ethernet interface. The UT699 does not support this feature. 5.2 PCI Parity Error Flag The UT699 is not capable of decoding a parity error signal sent by a target device. The UT699E now supports the requirement to decode a parity error signal sent by a target device. 5.3 CAN Transmit Interrupt The CAN core in the UT699 exhibits a race condition that causes the Transmit Interrupt to be cleared before read. A read access to the Interrupt Register in the same clock cycle as the transmitter logic updates the interrupt register can cause the bit to be cleared. The race condition is corrected for the UT699E. 6. Software Considerations 6.1 Data Cache Misses System software must ensure that all cachable data memory is properly initialized to ensure that data words that were previously never read during execution may now be read because they align to same cache line as the word that triggered the miss such as instances where the top of used RAM is not aligned to a cache line boundary. While using memory that is EDAC protected, ensure all words of all accessed cache lines are fully washed after power-up to avoid EDAC errors. 6.2 Cache Snooping Enabling cache snooping legacy UT699 code can be recompiled to use ordinary loads (LD) when accessing DMA d data instead of using special load instructions that force a cache miss (i.e. LDA ASI=1). That gives performance benefits by serving reads from cache when the data has not been changed (for example when polling a potentially unchanged descriptor or data buffer), and it may allow some reduction in code size because the normal load opcode has more addressing modes (e.g. ld [%reg1+%reg2] and ld [%reg1+<14-bit const>]) 6.3 Cache Freeze 6.4 FPU The UT699E does not have the ability to freeze the data cache while freezing the instruction cache. Take this into consideration while doing WCET analysis of a code segment which has IRQs enabled. None of the Cobham-Gaisler BSPs or OSes use this feature. Therefore, custom code would potentially be impacted. The Floating point controller errata does not affect the UT699E. Therefore, recompilation of legacy code without the - mtune-ut699 option optimizes performance. 6.5 Memory Configuration Register 3 Bit 28 is writable in the UT699E. Inadvertently enabling bit 28 in MCFG3 cause memory access errors. To prevent this from occurring, system software must ensure bit 28 is always set to a 0. Bit 28 is read only in the UT699 and always reads as
7 6.6 SpaceWire RMAP Each of the four SpaceWire controllers has a dedicated SpaceWire Control Register that contains several bits pertaining to RMAP configuration. These bits are ignored for SpaceWire ports 0 and 1 in the case of the UT699. However, system software must properly set these bits for all four SpaceWire ports in the case of the UT699E, as all four ports can utilize the RMAP protocol. SpaceWire Timer and Disconnect register The SpaceWire Timer and Disconnect register is not used with the UT699E. The only potential problem with using existing code written for the UT699 would be the case where system software attempts to write a value to this register and then read it back. Otherwise, no changes to SpaceWire code are necessary with this register. Write Synchronization Error bit The Write Synchronization Error bit (bit 6 of the SpaceWire Status Register) previously used with the UT699 is no longer used in the case of the UT699E. No changes to system software are necessary as this bit was previously set to a 1 indication an error, and will now always be read as a 0. Therefore, system software will never be notified of an error. SpaceWire RMAP Packet Error Code Drivers or code monitoring the status of RMAP packets should be updated to support the RMAP invalid destination address error code. Otherwise, no action is required. SpaceWire Port Loopback Initialization software written for the UT699 should be evaluated to ensure bit 22 is not set during normal operations. 7. Development Tool Considerations 7.1 Plug & Play IP Core Detection The UT699E has a SPI core and a MIL-STD-1553 core that are permanently disabled. Although disabled, the cores are detected and reported by any Plug & Play scanning routines, such as routines used by GRMON. Neither the user nor system software need take any action related to these cores
Processor and Peripheral IP Cores for Microcontrollers in Embedded Space Applications
Processor and Peripheral IP Cores for Microcontrollers in Embedded Space Applications Presentation at ADCSS 2010 MESA November 4 th, 2010 www.aeroflex.com/gaisler Presentation outline Microcontroller requirements
More informationCOMPARISON BETWEEN GR740, LEON4-N2X AND NGMP
Doc..: Date: 2017-08-22 Page: 1 of 11 COMPARISON BETWEEN GR740, LEON4-N2X AND NGMP Doc..: Date: 2017-08-22 Page: 2 of 11 TABLE OF CONTENTS 1 INTRODUCTION... 3 1.1 Scope of the Document... 3 1.2 Reference
More informationNext Generation Multi-Purpose Microprocessor
Next Generation Multi-Purpose Microprocessor Presentation at MPSA, 4 th of November 2009 www.aeroflex.com/gaisler OUTLINE NGMP key requirements Development schedule Architectural Overview LEON4FT features
More informationBooting a LEON system over SpaceWire RMAP. Application note Doc. No GRLIB-AN-0002 Issue 2.1
Template: GQMS-TPLT-1-1-0 Booting a LEON system over SpaceWire RMAP Application note 2017-05-23 Doc. No Issue 2.1 Date: 2017-05-23 Page: 2 of 11 CHANGE RECORD Issue Date Section / Page Description 1.0
More informationESA Contract 18533/04/NL/JD
Date: 2006-05-15 Page: 1 EUROPEAN SPACE AGENCY CONTRACT REPORT The work described in this report was done under ESA contract. Responsibility for the contents resides in the author or organisation that
More informationDEVELOPING RTEMS SMP FOR LEON3/LEON4 MULTI-PROCESSOR DEVICES. Flight Software Workshop /12/2013
DEVELOPING RTEMS SMP FOR LEON3/LEON4 MULTI-PROCESSOR DEVICES Flight Software Workshop 2013 12/12/2013 Daniel Hellström Presentation does not contain U.S. Export controlled information (aka ITAR) 12/08/13
More informationCCSDS Time Distribution over SpaceWire
CCSDS Time Distribution over SpaceWire Sandi Habinc, Marko Isomäki, Daniel Hellström Aeroflex Gaisler AB Kungsgatan 12, SE-411 19 Göteborg, Sweden sandi@gaisler.com www.aeroflex.com/gaisler Introduction
More informationRad-Hard Microcontroller For Space Applications
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS Rad-Hard Microcontroller For Space Applications Fredrik Johansson
More informationLEON4: Fourth Generation of the LEON Processor
LEON4: Fourth Generation of the LEON Processor Magnus Själander, Sandi Habinc, and Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden Tel +46 31 775 8650, Email: {magnus, sandi, jiri}@gaisler.com
More informationCharacterizing the Performance of SpaceWire on a LEON3FT. Ken Koontz, Andrew Harris, David Edell
Characterizing the Performance of SpaceWire on a LEON3FT Ken Koontz, Andrew Harris, David Edell Introduction SpaceWire is emerging as standard high-performance data interface Recent NASA missions include
More informationCCSDS Unsegmented Code Transfer Protocol (CUCTP)
CCSDS Unsegmented Code Transfer Protocol (CUCTP) Marko Isomäki, Sandi Habinc Aeroflex Gaisler AB Kungsgatan 12, SE-411 19 Göteborg, Sweden marko@gaisler.com www.aeroflex.com/gaisler Introduction Time synchronization
More informationMulti-DSP/Micro-Processor Architecture (MDPA) Paul Rastetter Astrium GmbH
Multi-DSP/Micro-Processor Architecture (MDPA) Paul Rastetter Astrium GmbH Astrium ASE2 MDPA for New Generation Processor (NGP) Payload Control Processor MDPA (Multi-DSP/ µprocessor Architecture) features:
More informationADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS UT840 LEON Quad Core First Silicon Results Cobham Semiconductor
More informationGR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES
GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES Session: SpaceWire Components Short Paper Sandi Habinc, Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden sandi@gaisler.com
More informationV8uC: Sparc V8 micro-controller derived from LEON2-FT
V8uC: Sparc V8 micro-controller derived from LEON2-FT ESA Workshop on Avionics Data, Control and Software Systems Noordwijk, 4 November 2010 Walter Errico SITAEL Aerospace phone: +39 0584 388398 e-mail:
More informationIntroduction to LEON3, GRLIB
Introduction to LEON3, GRLIB Adi Katav akatav@kaltech.co.il 6201129 4(0) 972+ Ext 101 Introduction to LEON3, GRLIB Few words about KAL: KAL provides professional ASIC consultancy for Digital/Analog ASIC
More informationMulti-DSP/Micro-Processor Architecture (MDPA)
Multi-DSP/Micro-Processor Architecture (MDPA) Microelectronics Presentation Days 2010 30 March 2010, ESA/ESTEC, Noordwijk T. Helfers; E. Lembke; P. Rastetter; O. Ried Astrium GmbH Content Motivation MDPA
More informationGAISLER. SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet
SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet Features Full implementation of SpaceWire standard ECSS-E-ST-50-12C Protocol ID extension ECSS-E-ST-50-11C RMAP protocol ECSS-E-ST-50-11C
More information6x86 PROCESSOR Superscalar, Superpipelined, Sixth-generation, x86 Compatible CPU
1-6x86 PROCESSOR Superscalar, Superpipelined, Sixth-generation, x86 Compatible CPU Product Overview Introduction 1. ARCHITECTURE OVERVIEW The Cyrix 6x86 CPU is a leader in the sixth generation of high
More informationUT8MR8M8-EVB 64Megabit Non- Volatile MRAM Evaluation Board User Manual July
Standard Products UT8MR8M8-EVB 64Megabit Non- Volatile MRAM Evaluation Board User Manual July 0 www.aeroflex.com/memories.0 INTRODUCTION The Aeroflex 64Megabit Non-Volatile magnetoresistive random access
More informationLEON3-Fault Tolerant Design Against Radiation Effects ASIC
LEON3-Fault Tolerant Design Against Radiation Effects ASIC Microelectronic Presentation Days 3 rd Edition 7 March 2007 Table of Contents Page 2 Project Overview Context Industrial Organization LEON3-FT
More informationDevelopment an update. Aeroflex Gaisler
European SpaceWire Router Development an update Sandi Habinc Aeroflex Gaisler Demand for SpaceWire Router Both European and international customers have shown interest in SpaceWire router with greater
More informationUT700 LEAP VxWorks 6.7 BSP Manual
. VxWorks-6.7 BSP Manual i UT700 LEAP VxWorks 6.7 BSP Manual VxWorks-6.7 UT700 LEAP specific BSP manual VXWORKS-6.7-UT700LEAP Version 1.0.11 March 2015 Kungsgatan 12 tel +46 31 7758650 411 19 Gothenburg
More informationTable 1: Cross Reference of Applicable Products
Standard Product Enable the Ethernet MAC Controller Module Application Note September 29, 2017 The most important thing we build is trust Table 1: Cross Reference of Applicable Products PRODUCT NAME MANUFACTURER
More informationEMC2. Prototyping and Benchmarking of PikeOS-based and XTRATUM-based systems on LEON4x4
EMC2 Prototyping and Benchmarking of PikeOS-based and XTRATUM-based systems on LEON4x4 Introduction Multi-core architectures will be adopted in the next generations of avionics and aerospace systems. Integrated
More informationIntellectual Property Macrocell for. SpaceWire Interface. Compliant with AMBA-APB Bus
Intellectual Property Macrocell for SpaceWire Interface Compliant with AMBA-APB Bus L. Fanucci, A. Renieri, P. Terreni Tel. +39 050 2217 668, Fax. +39 050 2217522 Email: luca.fanucci@iet.unipi.it - 1 -
More informationThe special radiation-hardened processors for new highly informative experiments in space
Journal of Physics: Conference Series PAPER OPEN ACCESS The special radiation-hardened processors for new highly informative experiments in space To cite this article: O V Serdin et al 2017 J. Phys.: Conf.
More informationDesign of Next Generation CPU Card for State of the Art Satellite Control Application
Design of Next Generation CPU Card for State of the Art Satellite Control Application Deepa. R [M.Tech], Microelectronics & Control Systems Dayananda Sagar College of Engineering Bangalore, 560078 Rajashekar.
More informationAdvanced Computing, Memory and Networking Solutions for Space
Advanced Computing, Memory and Networking Solutions for Space 25 th Microelectronics Workshop November 2012 µp, Networking Solutions and Memories Microprocessor building on current LEON 3FT offerings UT699E:
More informationSpaceWire IP Cores for High Data Rate and Fault Tolerant Networking
SpaceWire IP Cores for High Data Rate and Fault Tolerant Networking E. Petri 1,2, T. Bacchillone 1,2, N. E. L Insalata 1,2, T. Cecchini 1, I. Del Corona 1,S. Saponara 1, L. Fanucci 1 (1) Dept. of Information
More informationPowerPC 740 and 750
368 floating-point registers. A reorder buffer with 16 elements is used as well to support speculative execution. The register file has 12 ports. Although instructions can be executed out-of-order, in-order
More informationHigh Accuracy Time Synchronization over SpaceWire Networks - update
High Accuracy Time Synchronization over SpaceWire Networks - update Aeroflex Gaisler AB Kungsgatan 12, SE-41119 Göteborg, Sweden sales@gaisler.com +46 31 775 86 50 www.aeroflex.com/gaisler 1 Overview Standard
More informationThe Study of Register s Window Exception and Vulnerability Analysis Based on SPARC V8
2016 2 nd International Conference on Mechanical, Electronic and Information Technology Engineering (ICMITE 2016) ISBN: 978-1-60595-340-3 The Study of Register s Window Exception and Vulnerability Analysis
More informationMemory management units
Memory management units Memory management unit (MMU) translates addresses: CPU logical address memory management unit physical address main memory Computers as Components 1 Access time comparison Media
More informationNext Generation Microprocessor Functional Prototype SpaceWire Router Validation Results
Next Generation Microprocessor Functional Prototype SpaceWire Router Validation Results Jonas Ekergarn, Jan Andersson, Andreas Larsson, Daniel Hellström, Magnus Hjorth Aeroflex Gaisler AB Roland Weigand
More informationGAISLER. IEEE-STD-754 Floating Point Unit GRFPU Lite / GRFPU-FT Lite CompanionCore Data Sheet
IEEE-STD-754 Floating Point Unit GRFPU Lite / GRFPU-FT Lite CompanionCore Data Sheet Features IEEE Std 754 compliant, supporting all rounding modes and exceptions Operations: add, subtract, multiply, divide,
More informationMicrocontrollers & Microprocessors UT bit Fault-Tolerant SPARC TM V8/LEON 3FT Processor Released Datasheet. Cobham.com/HiRel
Microcontrollers & Microprocessors UT700 32-bit Fault-Tolerant SPARC TM V8/LEON 3FT Processor Released Datasheet September 6, 2017 The most important thing we build is trust FEATURES Supports up to 166
More informationMeltdown, Spectre, and Security Boundaries in LEON/GRLIB. Technical note Doc. No GRLIB-TN-0014 Issue 1.1
Template: GQMS-TPLT-1-1-0 Meltdown, Spectre, and Security Boundaries in LEON/GRLIB Technical note 2018-03-15 Doc. No Issue 1.1 Date: 2018-03-15 Page: 2 of 8 CHANGE RECORD Issue Date Section / Page Description
More informationThe CPU Pipeline. MIPS R4000 Microprocessor User's Manual 43
The CPU Pipeline 3 This chapter describes the basic operation of the CPU pipeline, which includes descriptions of the delay instructions (instructions that follow a branch or load instruction in the pipeline),
More informationMigrating RC3233x Software to the RC32434/5 Device
Migrating RC3233x Software to the RC32434/5 Device Application Note AN-445 Introduction By Harpinder Singh and Nebojsa Bjegovic Operating system kernels, board support packages, and other processor-aware
More informationPIC32&Overview& E155&
PIC32&Overview& E155& Outline PIC 32 Architecture MIPS M4K Core PIC 32 Peripherals PIC 32 Basic Operations Clock 2 Microcontroller Approximately $16B of microcontrollers were sold in 2011, and the market
More informationVirtual to physical address translation
Virtual to physical address translation Virtual memory with paging Page table per process Page table entry includes present bit frame number modify bit flags for protection and sharing. Page tables can
More informationTypical System Implementation
PCI Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory Controller ISA Bus Bridge ISA Bus PCI Add-in Slots ISA Add-in Slots PCI 2 Desktop Platforms
More informationGRFPU Floating-point controller (GRFPC): Store Forwarding Error After Single-precision Loads to Adjacent Registers
Template: GQMS-TPLT-1-1-0 GRFPU Floating-point controller (GRFPC): Store Forwarding Error After Single-precision Loads to Adjacent Registers Technical note 2015-10-27 Doc. No Issue 1.0 Date: 2015-10-27
More informationERRATA SHEET INTEGRATED CIRCUITS. Date: 2008 June 2 Document Release: Version 1.6 Device Affected: LPC2468. NXP Semiconductors
INTEGRATED CIRCUITS ERRATA SHEET Date: 2008 June 2 Document Release: Version 1.6 Device Affected: LPC2468 This errata sheet describes both the known functional problems and any deviations from the electrical
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 17 Ch.8 The Pentium and Pentium Pro Microprocessors 21-Apr-15 1 Chapter Objectives Contrast the Pentium and Pentium Pro with the 80386
More informationA ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS
A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS Joseph R. Marshall, Richard W. Berger, Glenn P. Rakow Conference Contents Standards & Topology ASIC Program History ASIC Features
More informationDRPM architecture overview
DRPM architecture overview Jens Hagemeyer, Dirk Jungewelter, Dario Cozzi, Sebastian Korf, Mario Porrmann Center of Excellence Cognitive action Technology, Bielefeld University, Germany Project partners:
More informationThe ARM10 Family of Advanced Microprocessor Cores
The ARM10 Family of Advanced Microprocessor Cores Stephen Hill ARM Austin Design Center 1 Agenda Design overview Microarchitecture ARM10 o o Memory System Interrupt response 3. Power o o 4. VFP10 ETM10
More informationLEON- PCI- UMC Development Board
LEON- PCI- UMC Development Board Test Report GAISLER RESEARCH / PENDER ELECTRONIC DESIGN Rev. 1.2, 2004-04- 02 LEON- PCI- UMC Development Board Test Report 2 Gaisler Resarch LEON- PCI- UMC Development
More informationNS9360. Errata _F. Release date: March 2008
NS9360 Unused USB module can cause failures SPI boot fails intermittently - updated SPI slave data output high impedance control UART gap timer UART CTS-related transmit data errors Ethernet receive data
More informationThe control of I/O devices is a major concern for OS designers
Lecture Overview I/O devices I/O hardware Interrupts Direct memory access Device dimensions Device drivers Kernel I/O subsystem Operating Systems - June 26, 2001 I/O Device Issues The control of I/O devices
More informations132_nrf52 release notes
s132_nrf52 release notes Table of Contents Introduction to the s132_nrf52 release notes These release notes describe the changes in the s132_nrf52 from version to version. The release notes are intended
More informationAPPLICATION NOTE PACE P1754 PIC SYSTEM TEST
APPLICATION NOTE PACE P1754 PIC SYSTEM TEST The PACE1754 PIC chip provides the system designer with a system test which may be run at power-up if enabled. This test is very useful for establishing the
More informationMicrocontrollers & Microprocessors UT699E 32-bit Fault-Tolerant SPARC TM V8/LEON 3FT Processor Released Datasheet. Cobham.
Microcontrollers & Microprocessors UT699E 32-bit Fault-Tolerant SPARC TM V8/LEON 3FT Processor Released Datasheet February 1, 2018 The most important thing we build is trust FEATURES Backward compatible
More informationARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationCPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine
CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine Features Include: 200 Mbytes per second (max) input transfer rate via the front panel connector
More informationDo not start the test until instructed to do so!
Instructions: Print your name in the space provided below. This examination is closed book and closed notes, aside from the permitted one-page formula sheet and the MIPS reference card. No calculators
More informationHigh temperature / radiation hardened capable ARM Cortex -M0 microcontrollers
High temperature / radiation hardened capable ARM Cortex -M0 microcontrollers R. Bannatyne, D. Gifford, K. Klein, C. Merritt VORAGO Technologies 2028 E. Ben White Blvd., Suite #220, Austin, Texas, 78741,
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationSection 6 Blackfin ADSP-BF533 Memory
Section 6 Blackfin ADSP-BF533 Memory 6-1 a ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance Monitor JTAG/ Debug Core Processor LD0 32 LD1 32 L1 Data Memory SD32 DMA Mastered 32
More informationSCS750. Super Computer for Space. Overview of Specifications
SUPER COMPUTER FOR SPACE TM Super Computer for Space F FLIGHT MODULE Overview of Specifications One board upset every 100 years in a GEO or LEO Orbit Up to 1000X Better Performance Than Current Space Processor
More informationReducing SpaceWire Time-code Jitter
Reducing SpaceWire Time-code Jitter Barry M Cook 4Links Limited The Mansion, Bletchley Park, Milton Keynes, MK3 6ZP, UK Email: barry@4links.co.uk INTRODUCTION Standards ISO/IEC 14575[1] and IEEE 1355[2]
More informationMemory Hierarchy. Goal: Fast, unlimited storage at a reasonable cost per bit.
Memory Hierarchy Goal: Fast, unlimited storage at a reasonable cost per bit. Recall the von Neumann bottleneck - single, relatively slow path between the CPU and main memory. Fast: When you need something
More informationFreescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their
S08 Highlighted Features Why Do I Need a Slave LIN Interface Controller (SLIC)? Design Challenges Slave synchronization Slave synchronizing to LIN messaging requires a cost versus resource trade-off. Your
More informationSpace Micro Satellite Computer Goals Space Computer Performance Goals: >1,000 MIPS throughput Less than 1 SEU in 1,000 days Less than 10 watts power R
Low Power, High-Speed Radiation Tolerant Computer & Flight Experiment Space Micro, Inc. dcz@spacemicro.com D. Czajkowski, M. Pagey, P. Samudrala, M. Goksel, and M. Viehman Space Micro, Inc., 9765 Clairemont
More informationSAE5C Computer Organization and Architecture. Unit : I - V
SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy
More informationIntroducing. QuickLogic s The Basics of PCI. QuickPCI - The PCI Solution for System Needs
Introducing QuickLogic s The Basics of PCI QuickPCI - The PCI Solution for System Needs Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory
More informationWilliam Stallings Computer Organization and Architecture 10 th Edition Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+ William Stallings Computer Organization and Architecture 10 th Edition 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved. 2 + Chapter 3 A Top-Level View of Computer Function and Interconnection
More informationInterfacing External I/O with Rabbit 2000/3000 Designs
Introduction Interfacing External I/O with Rabbit 2000/3000 Designs TN227 This technical note covers suggestions for interfacing I/O devices to the Rabbit 2000 and 3000 microprocessors. In particular,
More informationGR740 Technical Note on Benchmarking and Validation
GR740 Technical Note on Benchmarking and Validation Technical Note 2018-08-20 Doc. No Issue 3.0 Date: 2018-08-20 Page: 2 of 15 CHANGE RECORD Issue Date Section / Page Description 2.0 2016-12-28 All 2.1
More informationFCQ2 - P2020 QorIQ implementation
Formation P2020 QorIQ implementation: This course covers NXP QorIQ P2010 and P2020 - Processeurs PowerPC: NXP Power CPUs FCQ2 - P2020 QorIQ implementation This course covers NXP QorIQ P2010 and P2020 Objectives
More informationA Portable and Fault-Tolerant Microprocessor Based on the SPARC V8 Architecture
A Portable and Fault-Tolerant Microprocessor Based on the SPARC V8 Architecture Jiri Gaisler Gaisler Research, 411 08 Göteborg, Sweden jiri@gaisler.com Abstract The architecture and implementation of the
More informationGR716 Single-Core LEON3FT Microcontroller. Cobham Gaisler AMICSA 2018
GR716 Single-Core LEON3FT Microcontroller Cobham Gaisler AMICSA 2018 Introduction Description The GR716 features a fault-tolerant LEON3 SPARC V8 processor, communication interfaces and on-chip ADC, DAC,
More informationInput/Output. Today. Next. Principles of I/O hardware & software I/O software layers Disks. Protection & Security
Input/Output Today Principles of I/O hardware & software I/O software layers Disks Next Protection & Security Operating Systems and I/O Two key operating system goals Control I/O devices Provide a simple,
More informationc. What are the machine cycle times (in nanoseconds) of the non-pipelined and the pipelined implementations?
Brown University School of Engineering ENGN 164 Design of Computing Systems Professor Sherief Reda Homework 07. 140 points. Due Date: Monday May 12th in B&H 349 1. [30 points] Consider the non-pipelined
More informationSpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003)
SpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands Steve Parkes (1), Josep Rosello (2) (1) University of Dundee, Applied Computing, Dundee,
More informationPCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a
PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0a July 22, 2003 REVISION REVISION HISTORY DATE 1.0 Initial release. 9/22/99 1.0a Clarifications and typographical corrections. 7/24/00
More informationNS9750B-0. Use in conjunction with: Errata , Rev G. Release date: May Phone: Web:
NS9750B-0 Errata 90000530, Rev G Release date: May 2006 Use in conjunction with: NS9750 Hardware Reference, Rev. E Part number: 90000624_E Released: April 2006 SPI slave data output high impedance control
More informationENGN 2910A Homework 03 (140 points) Due Date: Oct 3rd 2013
ENGN 2910A Homework 03 (140 points) Due Date: Oct 3rd 2013 Professor: Sherief Reda School of Engineering, Brown University 1. [from Debois et al. 30 points] Consider the non-pipelined implementation of
More informationThis section covers the MIPS instruction set.
This section covers the MIPS instruction set. 1 + I am going to break down the instructions into two types. + a machine instruction which is directly defined in the MIPS architecture and has a one to one
More informationSuperscalar Processors
Superscalar Processors Superscalar Processor Multiple Independent Instruction Pipelines; each with multiple stages Instruction-Level Parallelism determine dependencies between nearby instructions o input
More informationLEON 3FT Processor Based Design for Spacecraft Applications - Frequency Based Performance Analysis
International Journal of Engineering Science Invention ISSN (Online): 239 6734, ISSN (Print): 239 6726 Volume 3 Issue 2 December 24 PP.2-27 LEON 3FT Processor Based Design for Spacecraft Applications -
More informationGAISLER. Radiation-Tolerant 10x SpaceWire Router Radiation Tolerant 6x SpaceWire Router with PCI RT-SPW-ROUTER Data Sheet and User s Manual
GAISLER Radiation-Tolerant 10x SpaceWire Router Radiation Tolerant 6x SpaceWire Router with PCI RT-SPW-ROUTER Data Sheet and User s Manual Features SpaceWire Router compliant with ECSS-E-ST-50-12C Non-blocking
More informationComputer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM
i SYLLABUS UNIT - 1 CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance, Multiprocessors and Multicomputers, Historical
More information1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola
1. Microprocessor Architectures 1.1 Intel 1.2 Motorola 1.1 Intel The Early Intel Microprocessors The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device
More informationHercules ARM Cortex -R4 System Architecture. Processor Overview
Hercules ARM Cortex -R4 System Architecture Processor Overview What is Hercules? TI s 32-bit ARM Cortex -R4/R5 MCU family for Industrial, Automotive, and Transportation Safety Hardware Safety Features
More informationEMBEDDED WRITE-BACK ENHANCED IntelDX4 PROCESSOR
EMBEDDED WRITE-BACK ENHANCED IntelDX4 PROCESSOR Up to 100 MHz Operation Integrated Floating-Point Unit Speed-Multiplying Technology 32-Bit RISC Technology Core 16-Kbyte Write-Back Cache 3.3 V Core Operation
More informationOlder PC Implementations
PCI Older PC Implementations 2 Newer PC Implementations 3 Server Platforms 4 PCI Overview 5 PCI Features 32-Bit or 64-Bit address and data 66 or 33 down to 0 MHz synchronous operation Single or multiple
More informationSpaceWire IP for Actel Radiation Tolerant FPGAs
SpaceWire IP for Actel Radiation Tolerant FPGAs Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Zaf Mahmood Actel UK 1 Actel RTAX-S Devices 2 Radiation tolerant FPGAs Non-volatile
More informationCN310 Microprocessor Systems Design
CN310 Microprocessor Systems Design Micro Architecture Nawin Somyat Department of Electrical and Computer Engineering Thammasat University 28 August 2018 Outline Course Contents 1 Introduction 2 Simple
More informationPurpose This course provides an overview of the SH-2A 32-bit RISC CPU core built into newer microcontrollers in the popular SH-2 series
Course Introduction Purpose This course provides an overview of the SH-2A 32-bit RISC CPU core built into newer microcontrollers in the popular SH-2 series Objectives Acquire knowledge about the CPU s
More informationCHAPTER 4 MARIE: An Introduction to a Simple Computer
CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 177 4.2 CPU Basics and Organization 177 4.2.1 The Registers 178 4.2.2 The ALU 179 4.2.3 The Control Unit 179 4.3 The Bus 179 4.4 Clocks
More informationMemory Management. To improve CPU utilization in a multiprogramming environment we need multiple programs in main memory at the same time.
Memory Management To improve CPU utilization in a multiprogramming environment we need multiple programs in main memory at the same time. Basic CPUs and Physical Memory CPU cache Physical memory
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationSoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications
SoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications Björn Osterloh Institute of Computer and Network Engineering TU Braunschweig,
More informationUser-configurable Resolution. 9 to 12 bits (0.5 C to C)
AT30TS75A 9- to 12-bit Selectable, ±0.5 C Accurate Digital Temperature Sensor DATASHEET See Errata in Section 12. Features Single 1.7V to 5.5V Supply Measures Temperature -55 C to +125 C Highly Accurate
More informationAll Frames Recept. VC Pkt Extraction VC Reception VC Demux. MC Demux. Data Link Protocol Sub-Layer VC0 VC1. VC2 AHB DMA 2k FIFO
Features CCSDS/ECSS compatible Telemetry Encoder and Telecommand Decoder Telemetry encoder implements in hardware part of protocol sub-layer, synchronization & channel coding sub-layer, and part of physical
More informationSINGLE BOARD COMPUTER FOR SPACE
SINGLE BOARD COMPUTER FOR SPACE Proven in Space Best Single Event Performance Seamless Error Correction Wide Range of Processing Power Highest Design Margin SCS750 FLIGHT MODULE Overview of Specifications
More informationChapter 3. Top Level View of Computer Function and Interconnection. Yonsei University
Chapter 3 Top Level View of Computer Function and Interconnection Contents Computer Components Computer Function Interconnection Structures Bus Interconnection PCI 3-2 Program Concept Computer components
More information