Model Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software

Similar documents
Trends and Challenges

Guidelines for Verilog-A Compact Model Coding

Compact Model Council

SmartSpice Analog Circuit Simulator Product Update. Yokohama, June 2004 Workshop

What s new in IC-CAP 2009 Update 1

Single Vendor Design Flow Solutions for Low Power Electronics

What s new in IC-CAP 2009?

Comprehensive design and verification with the industry s leading simulators

Synopsys Design Platform

Utmost III. Device Characterization and Modeling

Aurora. Device Characterization and Parameter Extraction System

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05

Notices. Restricted Rights Legend. Keysight Technologies Incorporated, Fountaingrove Pkwy., Santa Rosa, CA , United States

A Unified Environment for Modeling Very Deep Submicron MOS Transistors inside Agilent s IC-CAP

A Platform for Compact Model Sharing!

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

Tutorial: How to (and How NOT to) Write a Compact Model in Verilog-A

Agilent 85194K IC-CAP BSIM4 Modeling Package

Some of the above changes have been made to accommodate Windows Vista User Access Control which write protects the Program Files tree.

Integrated Simulation Solution for Advanced Power Devices

MBP. TMI Aging Model Application. Application Note

IC-CAP IC-CAP HF2 Release Notes

Parag Choudhary Engineering Architect

SmartSpice Verilog-A Interface. Behavioral and Structural Modeling Tool - Device Model Development

Compact Modeling for PV and Aging Effects. Correlated PV and Aging corner models. ESE MOS-AK Rome. a leap ahead. in Compact Modeling

TSBCD025 High Voltage 0.25 mm BCDMOS

Statistical Modeling for Monte Carlo Simulation using Hspice

Using Verilog-A in Advanced Design System

SMASH: a Verilog-A simulator for analog designers

SPISim1. SPISim Modeling Suite. IBIS, IBIS-AMI model generation and general modeling

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03

Digital Fundamentals. Integrated Circuit Technologies

Cadence simulation technology for PCB design

PSpice Analog and mixed signal simulation

Size Limitations: Circuits are limited to 50 components and 75 equations (nodes + inductors + sources).

HIPEX Full-Chip Parasitic Extraction. Summer 2004 Status

SiMKit Release Notes. for SiMKit version 2.5. First Edition. NXP Semiconductors DMS/Tool and Flow Solutions

Hipex Full-Chip Parasitic Extraction

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey

Automatic Stress Effects Computation Based On A Layout Generation Tool For Analog IC

Parallel Circuit Simulation: How Good Can It Get? Andrei Vladimirescu

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2

Spectre-Compatible Process Design Kits

Linking a Simulation Model to a Schematic Component. Contents

Laurent Lemaitre (F)

FinFET Technology Understanding and Productizing a New Transistor A joint whitepaper from TSMC and Synopsys

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Circuits Multi Projets

Regularity for Reduced Variability

Copyright 2008 Linear Technology. All rights reserved. Getting Started

Table of Contents. 1 Introduction. 2 Reliability Predictions for Electronic Equipment. 3 Steady State Failure Rate Prediction for Devices

Expert Layout Editor. Technical Description

Custom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment

Technologies and Tools for µe design

Circuits Multi-Projets

Guardian NET Layout Netlist Extractor

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

Lecture 14. Advanced Technologies on SRAM. Fundamentals of SRAM State-of-the-Art SRAM Performance FinFET-based SRAM Issues SRAM Alternatives

A Simple Relaxation based Circuit Simulator for VLSI Circuits with Emerging Devices

SiMKit Release Notes. for SiMKit version 2.3. First Edition. Philips ED&T/Analogue Simulation

Linking a Simulation Model to a Schematic Component

Using Sonnet in a Cadence Virtuoso Design Flow

LTspice Getting Started Guide. Copyright 2007 Linear Technology. All rights reserved.

QUEST 3D RLCG Extraction Depending on Frequency. RF Structures Parasitic Extractor

Lecture 9. Introduction to Analog. Jaeha Kim Mixed-Signal IC and System Group (MICS) Seoul National University

Introduction to ICs and Transistor Fundamentals

Verilog-A Standardization for Compact Modeling

A 50% Lower Power ARM Cortex CPU using DDC Technology with Body Bias. David Kidd August 26, 2013

Power IC 용 ESD 보호기술. 구용서 ( Yong-Seo Koo ) Electronic Engineering Dankook University, Korea

The 3S Proposal: A SPICE Superset Specification for Behavioral Modeling

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

Galaxy Custom Designer SE The New Choice in Custom Schematic Editing and Simulation Environment

UOTFT: Universal Organic TFT Model for Circuit Design

Using SIMetrix/SIMPLIS in Altium Designer

New Verilog A Model Compiler for SPICE 3F5

Installation Manual Installation Manual for the Ansoft Designer v5.0 design kit version v1.0

How To Plot Transconductance and Even More. By Ruida Yun

ESD Protection Design With Low-Capacitance Consideration for High-Speed/High- Frequency I/O Interfaces in Integrated Circuits

RCTI, SOLA, AHMEDABAD INFORMATION TECHNOLOGY DEPARTMENT. SUBJECT :- Advanced Computer Programming ( )

Chapter 1: Measurement and Extraction of BSIM4 Model Parameters

A Proposal for Developing S2IBISv3

The Monte Carlo analysis can vary basic components and models - subcircuit data is not varied during the analysis.

SCHEMATIC PCELLS, FUTURE OF DEEP SUBMICRON CUSTOM IC DESIGN. PRANAV BHUSHAN CADENCE DESIGN SYSTEMS INC

EDA Cloud ADS CIC EDA Cloud ADS Software User Manual

Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process

SPICE Models: ROHM Voltage Detector ICs

New Enhanced Possibilities of Netlist Comparison in Guardian LVS

Advanced Design System Feburary 2011 Using Verilog-A and Verilog-AMS in Advanced Design System

IC-CAP From Waferscanning to PlotOptimizer - Verilog-A Support. Slide 1

RAJIV GANDHI COLLEGE OF ENGINEERING AND TECHNOLOGY

0.6μm BiCMOS 0.6 Micron BiCMOS Technology for Analog Product Applications

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

EM MICROELECTRONIC offers ALP018 for MPW service through CMP. ALP018 : Analog Low Power 180nm process, optimized for Analog and Low Voltage Designs

Laker 3 Custom Design Tools

BOOST YOUR DESIGNS TO A NEW LEVEL OF ACCURACY AND CONFIDENCE WITH VERILOG-A

Chapter 5: ASICs Vs. PLDs

THE DESIGNER'S GUIDE TO VERILOG-AMS First Edition June 2004

ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

EE 105 Microelectronic Devices & Circuits FALL 2018 C. Nguyen

Transcription:

Model Builder Program (MBP) Complete Silicon Turnkey Device Modeling Software

Introduction Model Builder Program (MBP) is a complete modeling solution that integrates SPICE simulation, model parameter extraction and model library generation. MBP supports the latest standard models including BSIM-BULK, BSIM-CMG and BSIM-IMG for logic, analog and RF designs. Besides compact models, MBP also supports the macro (subcircuit) model and Verilog-A model. MBP provides automatic extraction packages. The script environment enables extraction flow customization, device target definition and GUI operations. With its superior optimization technology and advanced features, MBP provides the most comprehensive, accurate and efficient modeling solutions, especially for silicon devices. Key features Fully automated BSIM-BULK, BSIM3, BSIM4, BSIMSOI, PSP, HiSIM2, HiSIM_HV, Gummel Poon, VBIC, and MEXTRAM model extraction and optimization flows Support for the advanced multi-gate FET models: BSIM-CMG, BSIM-IMG and UTSOI Turnkey modeling packages for model re-centering and SRAM cell model generation Open interface enables users to customize modeling flows and internal functions using scripting Built-in macro model optimization capabilities incorporating high voltage and layout effect modeling The industry s most complete variation modeling solution to generate statistical and mismatch models base on either silicon data or technology spec Reliability modeling packages to extract MOSRA (level 1 and level 3) and TMI aging models Equipped with superior optimization technology balancing speed and accuracy Excellent usability with a friendly user interface, efficient model file management and model library support Integrated modeling data flow across Keysight Technologies s device modeling platform Page 2

MBP Specifications OS and simulators Models Supported operations Windows and Linux MOSFET BSIM3 Automatic model extraction and optimization HSPICE and Spectre BSIM4 BSIM-BULK PSP HiSIM2 HiSIM_HV EKV3 Macro model optimization Intermediate variables (such as Vth vs. L, Idsat vs. T, etc) optimization Model extraction based on design spec (no IV/CV sweep data is needed) Model library import, optimization and export SOI BSIMSOI3 BSIMSOI4 UTSOI Both internal and external simulators available Model tweaking for both global and binning model Model file management and conversion between MGFET BSIM-CMG BSIM-IMG simulator formats Scripting capability BJT Gummel Poon VBIC MEXTRAM HiCUM Diode (level 1, 3) and Juncap2 Resistor (R2 and R3) Inductor MOSVAR and MIM capacitor JFET Sub-circuit modeling High voltage Layout effect RF model Monte-Carlo model Process variation Mismatch Optimizer Superior optimization technology balancing speed and accuracy Internal optimizer supports the optimization of general models, subcircuit models, design spec, and intermediate variables (IMVs) Macro modeling MBP provides the fastest optimization speed for macro modeling Equipped with predefined templates for high voltage device modeling and layout effect modeling such as STI and WPE Enables optimization of macro variables and model parameters together at fast speed Supports all popular simulator formats Automated model extraction flow Automated extraction and optimization steps are implemented for the industry standard models The flow is fully customizable Extraction step adjustment supported for data/region selection, model parameters, graphs and optimizer settings Page 3

MBP Specifications (Continued) IMV and DP MBP enables users to optimize on Vth, Idsat, Ioff or any user-defined targets vs. W/L/T. For example, the parameters nlx, dvt0, and dvt1 can be optimized directly on Vth vs. L curve at different Vbs MBP enables loading Device Parameter data and using it as a target to tweak model parameters Re-centering Enables to define the acceptance criteria and display the fitting error in different colors Presents both error table and IMV plots at the same time Targets and plots customization with MBP Script Supports exporting the error table in an Excel file Corner tweaking Construct corner library from either model card or library template Optimize the selected devices and targets for all the corners Corner spec edit, import and export Pre-defined targets and plots for tweaking or automated optimization Lib parser Directly import and export model libraries of HSPICE and Spectre format Load and tune model libraries directly MBP script MBP script enables GUI operation application, plot manipulation, data re-organization, IMV target definition, and extraction flow customization Page 4

MBP Specifications (Continued) Best usability Flexible and simple device navigation Equation viewer enables easy debugging of model issues on the fly Easy parameter selection and optimization Model comparison function enables in-progress model comparison during model extraction process Error monitor provides global view of fitting error MBP s internal functions can be customized, such as math transforms and RMS deinitions through the open interface Parameter guide allows to look up parameter related informations such as definition, default value, boundary, and equations. Modeling SOP enablement Allows to set model extraction policies Improves eficiency in team collaboration during model extraction iterations Allows for standardized model review process Helps the modeling team improve customer communication and shorten project turn-around time Page 5

Comprehensive Modeling Package Monte-Carlo model support for global statistical and local mismatch models Complete variation model extraction flow considers N/P correlation RF module enables accurate modeling of devices for RF applications Scalable inductor model generation State-of-the-art subcircuit modeling approach for high voltage device modeling Stress (layout dependent effects) module allows parallel simulation for user defined TCL script Circuit-based model extraction base on the figure of merits of benchmark circuit (ex. RO stage delay, dynamic power, leakage power) The turnkey reliability modeling package to extract MOSRA (level 1 and level 3) HCI and BTI models SRAM model generation package allows to optimize NMOS&PMOS transistor models and memory cell model in one MBP session Page 6

Product Structure Model Builder Program (MBP) is a one-stop solution that provides both automation and flexibility for silicon device modeling. Core Environment includes all the necessary components for data loading, model simulation, parameter extraction, model generation and reporting. Simulation can be performed by either the internal engine or external simulators (e.g. HSPICE, Spectre). The extraction packages for BSIM3, BSIM4, Gummel Poon, resistor, capacitor, diode, JFET and macro model are included by default. W8601EP/ET Model Builder Program Core Environment Models Description Modules CMOS modeling General extraction package for the BSIMSOI, PSP, HiSIM2, W8602EP/ET MBP BSIMSOI Model Generation Software HiSIM_HV, BSIM-BULK (formerly known as BSIM6), BSIM- W8603EP/ET MBP PSP Model Generation Software CMG, BSIM-IMG, and Level 66 HVMOS models. W8604EP/ET MBP HiSIM2 Model Generation Software W8605EP/ET MBP HiSIM_HV Model Generation Software W8615EP/ET MBP BSIM6 Model Generation Software W8616EP/ET MBP BSIM-CMG Model Generation Software W8617EP/ET MBP BSIM-IMG Model Generation Software W8618EP/ET MBP MOS66 Model Generation Software BJT modeling CMOS and BJT modeling Stress modeling RF modeling General extraction package for the VBIC, HICUM, and MEXTRAM bipolar models. General extraction package for the popular CMOS (PSP, BSIMSOI, HiSIM2, and HiSIM_HV) and BJT (VBIC, HICUM, and MEXTRAM) models. Complete flow for layout-dependent stress effect model generation and optimization. RF parameter extraction packages for MOSFETs, BJTs, capacitors, diodes, inductors and resistors. W8606EP/ET MBP VBIC Model Generation Software W8607EP/ET MBP HICUM Model Generation Software W8609EP/ET MBP MEXTRAM Module Generation Software W8624EP/ET MBP Silicon Model Extraction Package W8611EP/ET MBP Stress Model Extraction Software W8612EP/ET MBP RF Model Extraction Software Verilog-A model support Support for Verilog-A model loading and tweaking. W8613EP/ET MBP Verilog-A Model Support Software Reliability modeling Extraction packages for MOS Reliability Analysis (MOSRA) W8614EP/ET MBP Reliability Module MOSRA - TMI Software and TSMC Model Interface (TMI) aging model generation. Statistical modeling Statistical and mismatch model extraction packages for W8620EP/ET MBP Statistical Model Generation Software MOSFETs, BJTs, resistors and capacitors. Viewer module A graphical user interface (GUI) that enables you to view W8619EP/ET MBP Viewer Software model simulation results and generate reports. SRAM modeling Turnkey model extraction package for static random access W8622EP/ET MBP SRAM Memory Modeling Software memory (SRAM) cell which consists of multiple NMOS and PMOS transistors. Model re-centering A turnkey package for model re-centering (also known as re-targeting) base on new spec. W8626EP/ET MBP Model Targets Re-centering Software For more information on Keysight EEsof EDA s Model Builder Program (MBP), visit: www.keysight.com/find/eesof-mbp Learn more at: www.keysight.com For more information on Keysight Technologies products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus This information is subject to change without notice. Keysight Technologies, 2013-2018, Published in USA, November 28, 2018, 5991-0400EN Page 7