Advanced FPGA Design Methodologies with Xilinx Vivado

Similar documents
Advanced FPGA Design Methodologies with Xilinx Vivado

Chapter 5: ASICs Vs. PLDs

Digital Integrated Circuits

EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs)

Outline. EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) FPGA Overview. Why FPGAs?

INTRODUCTION TO FPGA ARCHITECTURE

FPGA Based Digital Design Using Verilog HDL

Field Programmable Gate Array (FPGA)

PINE TRAINING ACADEMY

10GBase-R PCS/PMA Controller Core

EITF35: Introduction to Structured VLSI Design

SHA3 Core Specification. Author: Homer Hsing

Design Once with Design Compiler FPGA

FPGAs in a Nutshell - Introduction to Embedded Systems-

Utility Reduced Logic (v1.00a)

FPGA How do they work?

FPGA system development What you need to think about. Frédéric Leens, CEO

Early Models in Silicon with SystemC synthesis

Digital System Design Lecture 7: Altera FPGAs. Amir Masoud Gharehbaghi

Design Methodologies. Full-Custom Design

Design Methodologies and Tools. Full-Custom Design

System Verification of Hardware Optimization Based on Edge Detection

Graduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE

Digital Blocks Semiconductor IP

Scrypt ASIC Prototyping Preliminary Design Document

Spiral 2-8. Cell Layout

! Program logic functions, interconnect using SRAM. ! Advantages: ! Re-programmable; ! dynamically reconfigurable; ! uses standard processes.

ECE 3220 Digital Design with VHDL. Course Information. Lecture 1

Topics. Midterm Finish Chapter 7

Simplify System Complexity

FPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011

L2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA

Fast evaluation of nonlinear functions using FPGAs

Introduction to Field Programmable Gate Arrays

The Lekha 3GPP LTE FEC IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].

easic Technology & Nextreme Architecture

The Microcontroller. Lecture Set 3. Major Microcontroller Families. Example Microcontroller Families Cont. Example Microcontroller Families

ECE 4514 Digital Design II. Spring Lecture 22: Design Economics: FPGAs, ASICs, Full Custom

Programmable Logic Devices FPGA Architectures II CMPE 415. Overview This set of notes introduces many of the features available in the FPGAs of today.

Learning Outcomes. Spiral 3 1. Digital Design Targets ASICS & FPGAS REVIEW. Hardware/Software Interfacing

Fast Evaluation of the Square Root and Other Nonlinear Functions in FPGA

AL8253 Core Application Note

Programmable Logic Devices UNIT II DIGITAL SYSTEM DESIGN

Spiral 3-1. Hardware/Software Interfacing

A Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes

outline Reliable State Machines MER Mission example

High-Tech-Marketing. Selecting an FPGA. By Paul Dillien

Experiment 3. Digital Circuit Prototyping Using FPGAs

ECE 448 Lecture 5. FPGA Devices

EE 459/500 HDL Based Digital Design with Programmable Logic

DINI Group. FPGA-based Cluster computing with Spartan-6. Mike Dini Sept 2010

High Capacity and High Performance 20nm FPGAs. Steve Young, Dinesh Gaitonde August Copyright 2014 Xilinx

CAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA

Chapter 9: Integration of Full ASIP and its FPGA Implementation

Today. Comments about assignment Max 1/T (skew = 0) Max clock skew? Comments about assignment 3 ASICs and Programmable logic Others courses

BIST is the technique of designing additional hardware and software. features into integrated circuits to allow them to perform self testing, i.e.

Evaluation of the RTL Synthesis Tools for FPGA/PLD Design. M.Matveev. Rice University. August 10, 2001

An FPGA Architecture Supporting Dynamically-Controlled Power Gating

ECEN 449 Microprocessor System Design. FPGAs and Reconfigurable Computing

Power Solutions for Leading-Edge FPGAs. Vaughn Betz & Paul Ekas

Workspace for '4-FPGA' Page 1 (row 1, column 1)

Digital Blocks Semiconductor IP

ECE 545 Lecture 12. FPGA Resources. George Mason University

VHDL-MODELING OF A GAS LASER S GAS DISCHARGE CIRCUIT Nataliya Golian, Vera Golian, Olga Kalynychenko

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163

CS310 Embedded Computer Systems. Maeng

Scalable and Dynamically Updatable Lookup Engine for Decision-trees on FPGA

Digital Design Methodology (Revisited) Design Methodology: Big Picture

System-on Solution from Altera and Xilinx

Chapter 13 Programmable Logic Device Architectures

Section 6. Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University

Field Programmable Gate Array (FPGA) Devices

Hybrid LUT/Multiplexer FPGA Logic Architectures

CE 435 Embedded Systems Spring 2018

Digital Design Methodology

Basic FPGA Architectures. Actel FPGAs. PLD Technologies: Antifuse. 3 Digital Systems Implementation Programmable Logic Devices

Power Optimization in FPGA Designs

ECE 645: Lecture 1. Basic Adders and Counters. Implementation of Adders in FPGAs

FPGA Polyphase Filter Bank Study & Implementation

COE 561 Digital System Design & Synthesis Introduction

Core Facts. Documentation Design File Formats. Verification Instantiation Templates Reference Designs & Application Notes Additional Items

ECE 353 Lab 4. MIDI Receiver in Verilog. Professor Daniel Holcomb UMass Amherst Fall 2016

HW / SW Implementation Overview (0A) Young Won Lim 7/16/16

Digital Blocks Semiconductor IP

FPGA: What? Why? Marco D. Santambrogio

Design Guidelines for Optimal Results in High-Density FPGAs

Summary. Introduction. Application Note: Virtex, Virtex-E, Spartan-IIE, Spartan-3, Virtex-II, Virtex-II Pro. XAPP152 (v2.1) September 17, 2003

Testing Digital Systems I

FPGA Implementation and Validation of the Asynchronous Array of simple Processors

Leso Martin, Musil Tomáš

A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation

ELCT 501: Digital System Design

Lab 5. Using Fpro SoC with Hardware Accelerators Fast Sorting

The Embedded computing platform. Four-cycle handshake. Bus protocol. Typical bus signals. Four-cycle example. CPU bus.

Data Side OCM Bus v1.0 (v2.00b)

Xilinx(Ultrascale) Vs. Altera(ARRIA 10) Test Bench

New Approach for Affine Combination of A New Architecture of RISC cum CISC Processor

LogiCORE IP AXI DataMover v3.00a

Quartus II Prime Foundation

Transcription:

Advanced FPGA Design Methodologies with Xilinx Vivado Lecturer: Alexander Jäger Course of studies: Technische Informatik Student number: 3158849 Date: 30.01.2015 30/01/15 Advanced FPGA Design Methodologies with Xilinx Vivado

Advanced FPGA Design Methodologies with Xilinx Vivado - What are FPGAs - Fields of applications - Basic FPGA Design Flow - Vivado Standard Design Flow - Incremental Compile - Test Setup & Results - Conclusion 2

What are FPGAs The field-programmable gate array (FPGA) is a semiconductor device that can be programmed after manufacturing. Instead of being restricted to any predetermined hardware function, an FPGA allows you to program product features and functions [...]. You can use an FPGA to implement any logical function... Altera Corporation - FPGAs, http://www.altera.com/products/fpga.html, 17.1.15, 19:21 3

What are FPGAs Structure: National Instruments Corporation - Wie funktionieren FPGAs? http://www.ni.com/white-paper/6983/de/, 17.1.15, 19:33 4

What are FPGAs Structure of a logic block: Xilinx Inc. - Spartan-3E FPGA Family Data Sheet, 19.7.2013,P.23 5

What are FPGAs Structure of a SLICE: Xilinx Inc. - Spartan-3E FPGA Family Data Sheet, 19.7.2013,P.23 6

Advanced FPGA Design Methodologies with Xilinx Vivado - What are FPGAs - Fields of applications - Basic FPGA Design Flow - Vivado Standard Design Flow - Incremental Compile - Test Setup & Results - Conclusion 7

Fields of applications - Digital systems with small to medium quantities - Prototyping of digital systems for evaluation and verification 8

Fields of applications Reasons: All possible digital functions can be implemented User programmable Easy changes of the Implementation No mask costs 9

Fields of applications Disadvantages: No (flexible) analogue elements FPGA is slower and needs more power than an ASIC with same function Price per chip in High Volume Production relatively high 10

Advanced FPGA Design Methodologies with Xilinx Vivado - What are FPGAs - Fields of applications - Basic FPGA Design Flow - Vivado Standard Design Flow - Incremental Compile - Test Setup & Results - Conclusion 11

Basic FPGA Design Flow 12

Basic FPGA Design Flow Functional Specification Minimal Example: Implement a Fibonacci number generator Inputs: Reset (positive), Enable, Clock Outputs: 16-Bit Fibonacci Number Target Frequency: 300 Mhz Frequency of sampling device: 200 Mhz IO-Standard: LVCMOS25 13

Basic FPGA Design Flow 14

Basic FPGA Design Flow 15

Basic FPGA Design Flow 16

Basic FPGA Design Flow 17

Basic FPGA Design Flow 18

Basic FPGA Design Flow 19

Basic FPGA Design Flow 20

Basic FPGA Design Flow 21

Basic FPGA Design Flow 22

Advanced FPGA Design Methodologies with Xilinx Vivado - What are FPGAs - Fields of applications - Basic FPGA Design Flow - Vivado Standard Design Flow - Incremental Compile - Test Setup & Results - Conclusion 23

Vivado Standard Design Flow Xilinx Inc. - Vivado Design SuiteUser Guide Design Flows Overview, 1.10.14, P.6 24

Vivado Standard Design Flow 25

Advanced FPGA Design Methodologies with Xilinx Vivado - What are FPGAs - Fields of applications - Basic FPGA Design Flow - Vivado Standard Design Flow - Incremental Compile - Test Setup & Results - Conclusion 26

Incremental Compile Xilinx Inc. - Vivado Design Suite User Guide Implementation 15.10.14 P.83 27

Incremental Compile 28

Incremental Compile 29

Incremental Compile Short Summary: A minimum of 85% match between original and new netlist required Design Checkpoint from previous Implementation needed Checkpoint can be (partially) placed or (partially) placed and (partially) routed 30

Advanced FPGA Design Methodologies - What are FPGAs - Fields of applications with Xilinx Vivado - Basic FPGA Design Flow - Vivado Standard Design Flow - Incremental Compile - Test Setup & Results - Conclusion 31

Test Setup & Results Starting Point: Fully implemented design with checkpoints List of small to big changes 2 runs for every list entry One with Standard Flow, One with Incremental Compile Compare: Runtime, Timing, Resource Utilization 32

Test Setup & Results 33

Test Setup & Results 34

Test Setup & Results Runtime Facts: Best measured runtime reduction: 21.22 % Best theoretical reduction: 26.81 % Average runtime reduction: 6.19 % Additional runtime inducted trough Incremental Compile: 1:45 min 35

Test Setup & Results Timing results: No influence, all required timings met 36

Test Setup & Results Resource utilization: No influence on used Block Ram and Slice Registers Utilization of Slice LUTs, LUT FF-Pairs and used Slices stayed same or dropped a bit 37

Advanced FPGA Design Methodologies - What are FPGAs - Fields of applications with Xilinx Vivado - Basic FPGA Design Flow - Vivado Standard Design Flow - Incremental Compile - Test Setup & Results - Conclusion 38

Conclusion Incremental Compile: Easy to use Overall small runtime reductions Sometimes small resource utilization reductions => Only minor improvements, still recommended for usage 39

Discussion Any Questions? Xilinx IC: http://en.wikipedia.org/wiki/xilinx#mediaviewer/file:xilinx_spartan-3e_%28xc3s500e%29.jpg 40

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback