Philadelphia University Student Name: Student Number:

Similar documents
R10. II B. Tech I Semester, Supplementary Examinations, May

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

Philadelphia University Student Name: Student Number:

Code No: R Set No. 1

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Digital logic fundamentals. Question Bank. Unit I

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

Injntu.com Injntu.com Injntu.com R16

Code No: R Set No. 1

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Code No: 07A3EC03 Set No. 1

END-TERM EXAMINATION


II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

1. Mark the correct statement(s)

Digital Logic Design Exercises. Assignment 1

Code No: R Set No. 1

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

VALLIAMMAI ENGINEERING COLLEGE

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Scheme G. Sample Test Paper-I

(ii) Simplify and implement the following SOP function using NOR gates:

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

VALLIAMMAI ENGINEERING COLLEGE

Philadelphia University Student Name: Student Number:

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

R07

ELCT 501: Digital System Design

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

QUESTION BANK FOR TEST

Question Total Possible Test Score Total 100

Hours / 100 Marks Seat No.

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

DE Solution Set QP Code : 00904

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

ECE 341 Midterm Exam

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

1. Draw general diagram of computer showing different logical components (3)

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Experiment 3: Logic Simplification

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Written exam for IE1204/5 Digital Design Thursday 29/

DKT 122/3 DIGITAL SYSTEM 1

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

Section 001. Read this before starting!

Switching Theory & Logic Design/Digital Logic Design Question Bank

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

CS/IT DIGITAL LOGIC DESIGN

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

DIGITAL ELECTRONICS. P41l 3 HOURS

Faculty of Engineering Student Number:

Digital Logic Design (3)

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Combinational Logic Circuits

Recitation Session 6

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

ECE 341 Midterm Exam

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Parallel logic circuits

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

WELCOME TO. ENGR 303 Introduction to Logic Design. Hello my name is Dr. Chuck Brown

CSE303 Logic Design II Laboratory 01

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

COPYRIGHTED MATERIAL INDEX

CS303 LOGIC DESIGN FINAL EXAM

LOGIC DESIGN. Dr. Mahmoud Abo_elfetouh

Ripple Counters. Lecture 30 1

LOGIC CIRCUITS. Kirti P_Didital Design 1

EPC6055 Digital Integrated Circuits EXAM 1 Fall Semester 2013

Microcomputers. Outline. Number Systems and Digital Logic Review

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Computer Logical Organization Tutorial

CSE A215 Assembly Language Programming for Engineers

Written Re-exam with solutions for IE1204/5 Digital Design Friday 10/

University of Toronto Mississauga. Flip to the back cover and write down your name and student number.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

Transcription:

Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019 Course No: 630211 Time Allowed: 2 hours Lecturer: Dr. Qadri Hamarsheh No. Of Pages: 7 Instructions: ALLOWED: pens and drawing tools (no red color). NOT ALLOWED: Papers, calculators, literatures and any handouts. Otherwise, it will lead to the non-approval of your examination. Shut down Telephones, and other communication devices. Please note: This exam paper contains 6 questions totaling 40 marks Write your name and your matriculation number on every page of the solution sheets. All solutions together with solution methods (explanatory statement) must be inserted in the labelled position on the solution sheets. You can submit your exam after the first hour. Basic notions: The aims of the questions in this part are to evaluate the required minimal student knowledge and skills. Answers in the pass category represent the minimum understanding of basic concepts: Digital Systems, Binary Number Systems, Boolean Algebra, Basic Logic Gates, Boolean Expression Simplification, Karnaugh Maps, and Combinational Sequential Circuits. Question 1 Multiple Choice Identify the choice that best completes the statement or answers the question. (10 marks) 1) Which of the following is not a weighted value positional numbering system: a) hexadecimal b) binary c) binary-coded decimal d) octal 2) Convert 527 8 to binary. a) 011100111 b) 101010111 c) 111010101 d) 343 3) The Gray code of the binary number 0101 is a) 1111 b) 1000 c) 0111 d) None of the above 4) Simplification of the Boolean expression AB + ABC + ABCD + ABCDE + ABCDEF yields which of the following results? a) AB b) AB + CD + EF c) ABCDEF d) A + B + C + D + E + F 5) Applying DeMorgan's Law to f AB C E D will result in: a) f A B C E D b) f A B C E D c) f A B C ( E D ) d) f A B C ED 1

6) From the truth table below, determine the standard SOP expression. a) b) c) d) 7) The logic function implemented by the circuit below is (ground implies a logic 0 ) a) F = AND (P, Q) b) F = OR (P, Q) c) F = XOR (P, Q) d) F = XNOR (P, Q) 8) The characteristic equation of S-R latch is a) Q(n + 1) = S R + Q(n)R b) Q(n + 1) = (S + Q(n))R c) Q(n + 1) = SR + Q(n)R d) Q(n + 1) = S R + Q (n)r 9) The figure shown below is ------- a) A T flip flop b) An S-R latch c) A JK flip flop d) A D flip flop 10) A ripple counter is a(n) ---------- device a) asynchronous b) Combinational c) synchronous d) None of them 2

Question 2 (6 marks) a) Prove the identity of the following Boolean equation, using algebraic manipulation: (2 marks) A B + B C + AB + B C = 1 b) Draw 4-bit asynchronous binary counter using JK flip flops and its timing diagram. (4 marks) 3

Familiar and Unfamiliar Problems Solving: The aim of the questions in this part is to evaluate that the student has some basic knowledge of the key aspects of the lecture material and can attempt to solve familiar and unfamiliar problems of Combinational and Sequential Circuits and Analysis of Sequential Circuits. Question 3 Implement full adder circuit using 4:1 multiplexers. (4 marks) 4

Question 4 (7 marks) The 1-bit full subtractor shown in the following figure performs the binary subtraction P Q B in Where P and Q are 1-bit variables and B in is borrow input from the previous stage. It produces two outputs: the difference D and the borrow output B out. The truth table describing the function of this 1-bit full subtractor is shown in table. Do the following: a) Derive the Boolean expressions for D and B out using K-map. (3 marks) b) Implement D and B out logic circuits. (2 marks) c) Design the 1-bit full subtractor using 3x8 decoder. (2 marks) 5

Question 5 (6 marks) Derive the Next-state and Output equations, Next-state table, and draw the state diagram for the sequential circuit shown in the following figure. There is one input, x, and one output, z. 6

Question 6 Given the following state diagram, design a clocked sequential circuit using JK flip-flops. (7 marks) 1/1 0/1 00 0/0 1/0 01 0/0 10 0/0 1/0 11 1/0 GOOD LUCK 7