Putting Curves in an Orthogonal World

Similar documents
Adding Curves to an Orthogonal World

Silicon Photonics Scalable Design Framework:

Design software and services for the integrated photonics market IPKISS Moves the edges in PIC PDK building

take control of your photonics design flow Photonic-Electronic IC design and implementation Pieter Dumon 27/09/2016

UBCx Phot1x: Silicon Photonics Design, Fabrication and Data Analysis

Laker and Calibre RealTime, an OA Integration Success Story

Expert Layout Editor. Technical Description

Laker 3 Custom Design Tools

Laker Custom Layout Automation System

PIC design across platforms. Ronald Broeke Bright Photonics

Virtuoso - Enabled EPDA framework AIM SUNY Process

DATASHEET VIRTUOSO LAYOUT SUITE GXL

AIM Photonics Silicon Photonics PDK Overview. March 22, 2017 Brett Attaway

A Method to Implement Layout Versus Schematic Check in Integrated Circuits Design Programs

An overview of standard cell based digital VLSI design

Virtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP

DATASHEET VIRTUOSO LAYOUT SUITE FAMILY

Achieve more with light.

Silicon Photonics PDK Development

Virtuoso Layout Suite XL

OpenPDK Production Value and Benchmark Results

EECS 627, Lab Assignment 3

Comprehensive Place-and-Route Platform Olympus-SoC

PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05

MEMS Pro v5.1 Layout Tutorial Physical Design Mask complexity

PACKAGE DESIGNERS NEED ASSEMBLY-LEVEL LVS FOR HDAP VERIFICATION TAREK RAMADAN MENTOR, A SIEMENS BUSINESS

Detailed Presentation

Galaxy Custom Designer LE Custom Layout Editing

Prepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology

Joe Civello ADS Product Manager/ Keysight EEsof EDA

Key Features for OptiFDTD 14

Concurrent, OA-based Mixed-signal Implementation

Overview of Digital Design Methodologies

Open Process Spec Adoption: a Case Study

CMOS Design Lab Manual

How to Simulate and Optimize Integrated Optical Components. Lumerical Solutions, Inc.

Photonics Integration in Si P Platform May 27 th Fiber to the Chip

Introduction to VHDL. Module #5 Digilent Inc. Course

Improved Circuit Reliability/Robustness. Carey Robertson Product Marketing Director Mentor Graphics Corporation

Calibre Fundamentals: Writing DRC/LVS Rules. Student Workbook

Packaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland.

Improve Reliability With Accurate Voltage-Aware DRC. Matthew Hogan, Mentor Graphics

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

Programmable Logic Design Techniques I

IPL Workshop Luncheon DAC Interoperable PDK Libraries: The Proof is in the Pudding

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2

Moving to Altium Designer from Pads Logic and PADS Layout

Hardware describing languages, high level tools and Synthesis

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

HIPEX Full-Chip Parasitic Extraction. Summer 2004 Status

An Overview of Standard Cell Based Digital VLSI Design

Hipex Full-Chip Parasitic Extraction

OpenDFM Targeting Functions. Bob Sayah June 6, 2011 IBM Corporation Si2 Targeting Working Group Chair

AIM Photonics: Manufacturing Challenges for Photonic Integrated Circuits

TQPED MMIC Design Training

PSMC Roadmap For Integrated Photonics Manufacturing

RC Extraction. of an Inverter Circuit

Design Solutions in Foundry Environment. by Michael Rubin Agilent Technologies

OpenAccess PCells Ed Petrus VP Engineering V2

From Concept to Silicon

PCB Systems Design: The Challenges of the New Normal

ACCELERATING CHIP-LEVEL ROUTING AND DESIGN

Digital System Design Lecture 2: Design. Amir Masoud Gharehbaghi

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

CSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools

THREE THINGS TO CONSIDER WHEN DESIGNING ELECTRONIC PRODUCTS WITH HIGH-SPEED CONSTRAINTS BY: PATRICK CARRIER, MENTOR GRAPHICS CORP.

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

Keysight Technologies Integrating Multiple Technology Devices onto Laminate-Based Multi-Chip-Modules Using an Integrated Design Flow

electronic lab 11 Fedora Electronic Lab empowers hardware engineers and universities with opensource solutions for micro nano electronics engineering.

Advanced multi-patterning and hybrid lithography techniques. Fedor G Pikus, J. Andres Torres

RSoft Product Applications

How to Simplify PCB Design

ASIC Physical Design Top-Level Chip Layout

Computer-Based Project on VLSI Design Co 3/7

HFSS 3D Components. Steve Rousselle, ANSYS. Build, Share, Conquer Release. Release ANSYS, Inc.

UNIVERSITY OF WATERLOO

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Synopsys Design Platform

FPGA Based Digital Design Using Verilog HDL

Virtuoso System Design Platform Unified system-aware platform for IC and package design

Using Sonnet in a Cadence Virtuoso Design Flow

FlowCAD. FlowCAD Webinar. OrCAD / Allegro PCB Editor Trucs et astuces November 2012

idrm: Fixing the broken interface between design and manufacturing

Visual Design Flows for Faster Debug and Time to Market FlowTracer White Paper

Physical Synthesis and Electrical Characterization of the IP-Core of an IEEE-754 Compliant Single Precision Floating Point Unit

Prog. Logic Devices Schematic-Based Design Flows CMPE 415. Designer could access symbols for logic gates and functions from a library.

A comprehensive workflow and methodology for parasitic extraction

Galaxy Custom Designer SE The New Choice in Custom Schematic Editing and Simulation Environment

Printed Circuits Board (PCB) Design. ELC 4438: Embedded Systems Design Spring 2016

Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles

ASIC, Customer-Owned Tooling, and Processor Design

Collaborate to Innovate FinFET Design Ecosystem Challenges and Solutions

oascript HowTo Kevin Nesmith Lead Engineer, Si2 June 10, 2013

Chapter 5: ASICs Vs. PLDs

Guardian NET Layout Netlist Extractor

Microsemi IP Cores Accelerate the Development Cycle and Lower Development Costs

Xilinx SSI Technology Concept to Silicon Development Overview

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

Lab 9 PCB Design & Layout

AMS DESIGN METHODOLOGY

Transcription:

Putting Curves in an Orthogonal World Extending the EDA Flow to Support Integrated Photonics Masahiro Shiina October 2018

Traditional IC Design Designers & tool developers have lived in a orthogonal world for 60 + years EDA tools Thousands of man years developing software Representing 100 s of millions lines of code MEMS and photonics are changing this

Simplified Integrated Circuit Design Flow Create an abstraction Create an implementation Verification Prepare for manufacturing Make Mask Fabrication Packaging and Testing Modifying the tools and flows to support photonics

Integrated Photonics Mentor s History 2011 2012 2013 2014 2015 2016 2017 2018 Educational Consortiums Photonic Software Partners

Integrated Photonics Design Flow Device Generation Design Capture S-Edit Layout Assembly L-Edit Photonics Layout Automation LightSuite Photonic Compiler Verification + Litho Modeling Calibre Simulation

INTEGRATED PHOTONIC MANUAL LAYOUT

Layout Assembly L-Edit The only featured layout editor developed specifically for MEMS, IC design and now integrated photonics Easy to use, easy to install, programmable physical layout engine with true curvilinear support Full function layout editor with Schematic Driven Layout Built-in support for curvilinear shapes dynamic scripting capability OpenAccess ipdk support Interfaces to all MGC physical and electrical verification tools

L-Edit Photonics Manual Layout for Integrated Photonics Stand alone photonic design with L-Edit New functionality added to L-Edit Waveguide creation and editing Crossing insertion Exports simulation netlist Focused on layout centric design Schematic optional

Layout Assembly Interactive Waveguide Routing Route waveguide wires interactively in L-Edit Users have complete control of wires Alignment to pins Waveguide conversion Menu, hotkey driven Completed waveguide Configurable Supports multiple waveguide types

Layout Assembly Edit Waveguide Parameters Edit waveguide parameters including the effective length Enables designers precision control over coherent waveguides to perform MZI based design

Layout Assembly Snap Waveguide Wire to Ports Precision snapping to optical pins Key benefits Enables minor layout edits Ensures a perfect waveguide to device connection Accelerated using hotkeys Control+W - Convert waveguide to wire or wire to waveguide Control+H Snap waveguide wire to pins

Layout Assembly Waveguide Crossing Insertion One or multiple crossings are inserted from the PDK with a single command

Layout Assembly L-Edit Photonic Creates Simulation Netlist Generate netlist based on layout design connectivity directly from L-Edit Photonics Supports both optical and electrical parts Supports our photonic simulation partners Luceda Lumerical Optiwave VPIphotonics

Simulation Netlist Extends spice format to support photonics Contains Optical components Associated parameters Waveguide Width and lengths Position information Some partners generate a photonic schematic to drive their simulation flow

INTEGRATED PHOTONIC LAYOUT AUTOMATION

LightSuite TM Photonic Compiler Industry s first integrated electrical/photonic layout automation tool Places optical and electrical components from the foundry provided PDK Routes both photonic waveguides and electrical nets Two flows Script driven Schematic Driven Layout Correct by Calibre Requires Calibre RealTime license eqdrc based SVRF rules Built on standards Python OpenAccess ipdk

LightSuite Photonic Compiler Script Driven Flow Script driven User interacts with a Python IDE Start LightSuite Photonic Compiler Viewer shows layout progress Components are placed Optical waveguides routed Electrical signals routed Resulting design saved in OA Calibre RealTime Custom runs in the background Every placement move Every route, waveguide or electrical net Viewer User Script python invoke Photonic Compiler edit execute, debug Calibre RealTime Custom Python IDE Foundry PDK Foundry SVRF

LightSuite Photonic Compiler Demo

LightSuite Photonic Compiler Example in the Design Flow Close to 400 components Placed & routed - DRC clean 9 minutes vs approximately 2 weeks for manual layout

LightSuite Photonic Compiler Success Story LightSuite Photonic Compiler fixes the biggest roadblocks preventing industry-wide adoption of electro-optical design and simulation of photonic chips. Photonic chips promise amazing performance, but designing circuits today is just too difficult and requires specialized knowledge. LightSuite Photonic Compiler circumvents those challenges and enables scalability. I m thrilled to have worked with Mentor to develop this tool to make it possible for anyone to design and build photonic circuits as easily as designing electronic circuits. Ashkan Seyedi, Research Scientist Hewlett Packard Enterprise

CALIBRE EQUATION BASED DRC

Photonic DRC Verification Using eqdrc Standard DRC rules produce large amounts of false errors in photonic designs False positive errors can mask the actual design error False positives from standard DRC run on GC Errant data on GC need to fix!

PHOTONIC FOUNDRY SUPPORT

Photonics Foundry Support Support all photonic technologies: GaAs, InP, and Silicon Same PDK works with L-Edit Photonics and LightSuite Photonic Compiler ipdk Mentor format Supported Today Work in Progress

GPIC PDK Generic Photonic PDK Passive components Waveguides Bends, Sbend, Sticks, crossings Tapers Y-branches, MMI, directional coupler Grating couplers Active components Ring modulators Phase shifters for MZI design Need for training and demo s Can be used as a starting point for building a PDK

L-Edit Photonic White Paper Customer Developed PDK using GPIC as the Foundation

Integrated Photonics Summary Mentor is focused on implementation and design capture Stand alone manual layout flow for integrated photonics design Industry s first integrated electrical/photonic layout automation tool Correct by Calibre Successful teacher customer Complete flow with third party providers Growing photonics foundry support Mentor PDK ipdk GPIC PDK Foundation for PDK creation

www.mentor.com