Tracker Optical Link Upgrade Options and Plans

Similar documents
Irradiation Results and Transmission on Small Cables/Fiber

Prototype Opto Chip Results

Summary of Optical Link R&D

Radiation-Hard ASICS for Optical Data Transmission in the First Phase of the LHC Upgrade

Results on Array-based Opto-Links

A Possible Redundancy System for Opto-Links

Status Report of the ATLAS SCT Optical Links.

Radiation-Hard/High-Speed Parallel Optical Links

The Phase-2 ATLAS ITk Pixel Upgrade

I/O Choices for the ATLAS. Insertable B Layer (IBL) Abstract. Contact Person: A. Grillo

Modules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade

Quad Module Hybrid Development for the ATLAS Pixel Layer Upgrade

Opto-Packs for On-Detector Pixel Opto-Links

Prototyping of large structures for the Phase-II upgrade of the pixel detector of the ATLAS experiment

Endcap Modules for the ATLAS SemiConductor Tracker

Electrical Data Transmission

Upgrading the ATLAS Tile Calorimeter electronics

The LHCb upgrade. Outline: Present LHCb detector and trigger LHCb upgrade main drivers Overview of the sub-detector modifications Conclusions

Project Specification Project Name: Atlas SCT HV Power Supply (ASH) Version: V2.04. Project History

Investigation of Proton Induced Radiation Effects in 0.15 µm Antifuse FPGA

First Operational Experience from the LHCb Silicon Tracker

LHC Detector Upgrades

Charged Particle Tracking at Cornell: Gas Detectors and Event Reconstruction

Validation of the front-end electronics and firmware for LHCb vertex locator.

TECHNOLOGY SYSTEM-LEVEL SIMULATION. S.P. Levitan and D.M. Chiarulli University of Pittsburgh, Pittsburgh, PA USA

Expected feedback from 3D for SLHC Introduction. LHC 14 TeV pp collider at CERN start summer 2008

Introduction to Integrated Photonic Devices

The FTK to Level-2 Interface Card (FLIC)

Level-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout

SoLID GEM Detectors in US

with its cables, connectors, Switches, Hubs and topologies

Datasheet ADVAPIX TPX3. Version Datasheet. Model No.: APXMD3-Xxx170704

Development of Optical Wiring Technology for Optical Interconnects

MCC-DSM Specifications

Physics Procedia 00 (2011) A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade

Signature Core Fiber Optic Cabling System

Thin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC

3 Chapter Introduction. 3.2 Copper Cable

Introduction to LAN Topologies Cabling. 2000, Cisco Systems, Inc. 3-1

Optical Interconnects: Trend and Applications

Detector R&D at the LCFI Collaboration

Update on PRad GEMs, Readout Electronics & DAQ

Optimization of thin n-in-p planar pixel modules for the ATLAS upgrade at HL-LHC arxiv: v1 [physics.ins-det] 12 Jan 2017

Current status of SOI / MPU and ASIC development for space

Talk highlights: Giovanni Darbo / INFN - Genova Bench tests (MCCex, HP-16700) Wafer tests Test on FH3.x / FH4.

Beykent University Network Courses

Deployment of the CMS Tracker AMC as backend for the CMS pixel detector

Straw Detectors for the Large Hadron Collider. Dirk Wiedner

Velo readout board RB3. Common L1 board (ROB)

Study of 1.5m data paths along CALICE slabs

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

Charged particle detection performances of CMOS Pixel Sensors designed in a 0.18 µm CMOS process based on a high resistivity epitaxial layer

Performance of the ATLAS Inner Detector at the LHC

Construction of the Phase I upgrade of the CMS pixel detector

Charged Particle Tracking at Cornell: Gas Detectors and Event Reconstruction

CMS FPGA Based Tracklet Approach for L1 Track Finding

Serializer Deserializer POSSIBILITIES OF COMMUNICATION. MADE EASY. For extremely high communications reliability in radiation environments

The CCU25: a network oriented Communication and Control Unit integrated circuit in a 0.25 µm CMOS technology.

Packaging for parallel optical interconnects with on-chip optical access

Fast pattern recognition with the ATLAS L1Track trigger for the HL-LHC

FCI-XXXA Large Active Area 970nm Si Monitor Photodiodes

Simulating the RF Shield for the VELO Upgrade

ATLAS ITk Layout Design and Optimisation

Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China

SoLID GEM Detectors in US

ATLAS Dr. C. Lacasta, Dr. C. Marinas

ATLAS TileCal Demonstrator Main Board Design Review

Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers

The evolution of Vertex Detectors

GLAST Silicon Microstrip Tracker Status

Photonics Integration in Si P Platform May 27 th Fiber to the Chip

Versatile Link and GBT Chipset Production

FPGA Programming Technology

Stride Industrial Ethernet Switches

Epigap FAQs Part packges and form factors typical LED packages

More Precision. optocontrol // Optical precision micrometers

The following pages contain a guide for the installation

TFT-LCD Technology Introduction

Read-Out Driver (ROD) and Data Challenges

The special radiation-hardened processors for new highly informative experiments in space

Design Status of the CERN-SRAM macrocell

Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems

Standards Update. by Paul Kish NORDX/CDT

Additional Slides for Lecture 17. EE 271 Lecture 17

Cabling Infrastructure

User Manual. MS657208X Industrial Gigabit Ethernet Switch 8x 10/100/1000Base-T

A Configurable Radiation Tolerant Dual-Ported Static RAM macro, designed in a 0.25 µm CMOS technology for applications in the LHC environment.

Development of the Battery-operated Independent Radiation Detector (BIRD)

SILICON PHOTONICS WAVEGUIDE AND ITS FIBER INTERCONNECT TECHNOLOGY. Jeong Hwan Song

Kotura Analysis: WDM PICs improve cost over LR4

Latches SEU en techno IBM 130nm pour SLHC/ATLAS. CPPM, Université de la méditerranée, CNRS/IN2P3, Marseille, France

CSC Trigger Motherboard

10- and 100-Mbps Ethernet

Trigger I/O Board for the LogiComm Gun Driver

Heterogeneous Integration and the Photonics Packaging Roadmap

3D Integration & Packaging Challenges with through-silicon-vias (TSV)

High-bandwidth CX4 optical connector

SoLID GEM Detectors in US

SPIcam: an overview. Alan Diercks Institute for Systems Biology 23rd July 2002

InfiniBand SDR, DDR, and QDR Technology Guide

Transcription:

Tracker Optical Link Upgrade Options and Plans K.K. Gan The Ohio State University July 19, 2005 K.K. Gan ATLAS Tracker Upgrade Workshop 1

Outline current pixel/strip opto-links lessons learned upgrade options summary K.K. Gan ATLAS Tracker Upgrade Workshop 2

Inner Detector Optical Links SCT: ~ 12,000 links, including data transmission redundancy Pixel: ~ 4,000 links based on SCT design both use driver/receiver of similar architect: VDC: VCSEL Driver Circuit DORIC: Digital Optical Receiver Integrated Circuit K.K. Gan ATLAS Tracker Upgrade Workshop 3

Inner Detector Optical Chips SCT: AMS 0.8 µm bi-polar VDC: two channels/chip DORIC: one channel/chip optical package: 2 Truelight VCSELs + 1 Centronic PIN use two data links for redundancy speed: 40 Mb/s Pixel: IBM 0.25 µm CMOS four channels/chip optical package: 8-channel Truelight VCSEL/PIN arrays speed: 80 Mb/s using both clock rising/falling edges B-layer uses two data links to transmit at 160 Mb/s K.K. Gan ATLAS Tracker Upgrade Workshop 4

Original opto-link location (two single fibers) Pixel Module MCC FE (16) Type 0 cable K.K. Gan ATLAS Tracker Upgrade Workshop 5

Optical Link/FE Connections SCT: use short flex to avoid electromagnetic interference Pixel: use ~ 1 meter of micro-twisted pairs (60 and 100 µm) decouple module & opto-link productions greatly simplify construction 2 BeO board flavors few production problems OSU K.K. Gan ATLAS Tracker Upgrade Workshop 6

SCT Optical Harness complicated designs difficult to assemble with high yields large number of flavors non-modular design difficult to replace any component that fails single fiber is fragile pixel uses 8-fiber ribbon prefer upgraded link to be similar to pixel with ~ 1 m of wire link K.K. Gan ATLAS Tracker Upgrade Workshop 7

ID Fluences at SLHC estimated fluences in 10 15 1-MeV n eq /cm 2 after 5 years: Si GaAs B-layer 20 160 Layer 1 7.5 53 Layer 2 4.0 23 PP0 2.5 14 current pixel opto-link SCT1 1.6 7 SCT4 0.9 3 K.K. Gan ATLAS Tracker Upgrade Workshop 8

Data Bandwidth at SLHC SCT: current module: 12 cm long strips SLHC module: 3 cm (inner) and 12 cm (outer)? bandwidth/module: 40 Mb/s Pixel: current pixel: 50 µm 400 µm ~ 3 times finer segmentation? charge sharing produces ~30% more hits bandwidth/module: B-layer = 1.3 [10/3] 160 Mb/s = 700 Mb/s outer layer/disk = 1.3 [10/3] 80 Mb/s = 350 Mb/s K.K. Gan ATLAS Tracker Upgrade Workshop 9

Upgrade Wishes prefer ~ 1 m of wire link between FE and opto-link decouple module and opto-link production simplify construction and improve yield much reduced radiation level highly desirable for upgraded pixel and SCT to use as much common components as possible but vastly different data bandwidth SCT: 40 Mb/s Pixel: 350/700 Mb/s adapt solution similar to GOL chip of LHCb? K.K. Gan ATLAS Tracker Upgrade Workshop 10

GOL-like Solution for SCT? GOL (Gigabit Optical Link) chip: serialize 32 links of 40 Mb/s to transmit at 1.28 Gb/s (effective) connect half a stave to a GOL-like chip for SCT? serialize 24 links of 40 Mb/s to transmit at 960 Mb/s? inner SCT: 24 pairs of wires from modules to GOL at end of stave outer SCT: 6 pairs of wires/half stave (4 half staves/gol) material contribution from wires ~ 6 reduction in fiber count from current SCT messy to connect a small chip to 24 pairs of wires input speed too slow for pixel opto-link not a common solution for pixel and SCT GOL-like solution is probably not desirable K.K. Gan ATLAS Tracker Upgrade Workshop 11

MCC-like Solution for SCT? MCC (Module Control Chip): serialize 16 FEs on a pixel module to transmit at 80/160 Mb/s opto-board at end of stave connects to 8 MCCs via wires inner SCT: one MCC serving eight 3-cm modules? MCC is mounted along stave MCC connects via flex to 8 FEs connection more complex if modules are not coplanar half stave: 3 pairs of wires from MCC to opto-board outer SCT: one MCC serving eight 12-cm modules? MCC is mounted near end of stave MCC connects via wires to 8 FEs on two half staves? half stave: 6 pairs of wires from FEs to MCC transmits data at 320 Mb/s (8 40 Mb/s) ~ 8 reduction in fiber count from current SCT K.K. Gan ATLAS Tracker Upgrade Workshop 12

MCC-like Solution for SCT (cont.)? outer SCT: opto-board supports ~ 11 half staves inner SCT: opto-board supports ~ 3 half staves Pixel: opto-board supports 6-7 modules on 1 half stave (current) VCSEL/fiber ribbon contains 8 channels waste of space and bandwidth! should avoid this early in the design! common solution for pixel and SCT operating at 320 Mb/s compatible with estimated bandwidth of 350 Mb/s for pixel K.K. Gan ATLAS Tracker Upgrade Workshop 13

How to use 10 Gb/s Opto-link? 250 pairs of wires carrying 40 Mb/s from SCT to 10 Gb/s driver is unrealistic need MCC-like chip for SCT/pixel 32 pairs of wires from MCCs operating at 320 Mb/s reduce fiber count by factor of ~ 250 from current SCT and 32 from current pixel system very high reliability is needed since a link covers ~ 11% of the solid angle of a B-layer! must survive 10 m drop and run over by a truck (lorry) need to use single mode fibers for high speed transmission VCSEL to fiber alignment much more challenging expensive to develop custom rad-hard/compact 10 Gb/s link expensive to equip multiple sites with 10 Gb/s test system K.K. Gan ATLAS Tracker Upgrade Workshop 14

Silicon-on-Sapphire Alternative integrated serializer, driver, VCSEL in single chip to operate at 3-10 Gb/s integration of driver/vcsel is unique in SOS current opto-board uses short on-board connections serializer/driver integration is not unique and may not be optimal expect to be radiation hard and less sensitive to SEU validation with irradiation needed need to develop efficient/compact VCSEL/fiber coupling SMU works in close collaboration with Peregrine and SMIC K.K. Gan ATLAS Tracker Upgrade Workshop 15

TTC Upgrade Scenarios TTC: Timing, Trigger and Control signals present system: 1 TTC link for each SCT or Pixel module data is bi-phase mark encoded with 40 MHz clock would require much more TCC fibers for inner SCT SCT with MCC as in Pixel system? one TTC link for 8 SCT modules ~ 8 smaller TTC fiber count than current SCT regenerate TTC for 8 links on an opto-board? another 8 reduction in TTC fiber count current opto-board provides TTC and data links to same module need TTC only opto-board to use ribbon instead of single fiber require highly reliable links no clock phase adjustment for each MCC more sensitive to SEU for transferring 8 more TTC bits K.K. Gan ATLAS Tracker Upgrade Workshop 16

Upgrade TTC Speed upgrade: low speed link? low sensitive to SEU which changes only one data bit generate ~ 8 faster clock in MCC is it fast enough to reconfigure FE/MCC due to SEU during data taking with causing deadtime? upgrade: high speed link? more sensitive to SEU which could change multiple bits fast reconfiguration of FE/MCC due to SEU K.K. Gan ATLAS Tracker Upgrade Workshop 17

More Channels/Volume for Pixel Link? VCSEL opto-pack opto-board: 2 VCSEL + 1 PIN opto-packs upgrade opto-board: half as wide only 1 VCSEL + 1 PIN opto-packs B layer: 1 standard board + 1 board with 1 VCSEL opto-pack only ~ 2 more links per unit volume use 12-channel VCSEL/PIN/fiber ribbon slight larger ribbon cable as cladding is most of the material can t reuse current 8-channel fiber ribbons current pixel system uses ~ 6.4 channels/ribbon! ~ 1.5 more links per unit volume total: ~ 3 more links per unit volume K.K. Gan ATLAS Tracker Upgrade Workshop 18

Optical Link/MCC Connections pixel: connect MCC to opto-link via 1 m of 100/60 µm wires can these wires transmit signal at ~ 320 Mb/s? if not, what is the minimum radius? what is the minimum radius for various possible upgrade transmission speeds? OSU has started on the testing program K.K. Gan ATLAS Tracker Upgrade Workshop 19

Requirements for Fibers single mode fiber (φ 6 µm): no modal dispersion: high bandwidth require precise alignment to VCSEL multi-mode fiber (φ 50/62.5 µm): SIMM: rad-hard pure silica core, low bandwidth GRIN: rad-tolerant, medium bandwidth present pixel: spliced several meters of SIMM with GRIN what is the maximum bandwidth? OSU has started on this testing radiation hardness of the SIMM fiber Oxford/Taiwan/SMU plans to irradiate various fibers K.K. Gan ATLAS Tracker Upgrade Workshop 20

Radiation Hardness of VCSEL/PIN VCSEL/PIN from several vendors can operate at Gb/s can it survive SLHC dosage? what is the optical power of VCSEL after irradiation? can VCSEL be annealed after irradiation? what is the VCSEL current needed for annealing? OSU plans to characterize VCSEL/PIN from various vendors Oxford/Taiwan has started irradiation at Ljubljana OSU/Siegen/Oklahoma plan to do irradiation at PS in 2006 K.K. Gan ATLAS Tracker Upgrade Workshop 21

Opto Driver/Receiver for SLHC pixel VDC/DORIC were fabricated using 0.25 µm technology VDC needs to operate at > 320 Mb/s should design VDC to operate as fast as possible convert to 0.13 µm as planned for FE? producing enough voltage to driver VCSEL is a challenge: Truelight VCSEL needs ~1.9 V to produce 10 ma higher current is needed for efficient annealing operating voltage of 0.13 µm chip is 1.2 V thick oxide can operate at 2.5 V need to test irradiation hardness of thick oxide chip OSU/Siege plan to design/prototype/irradiate the chips K.K. Gan ATLAS Tracker Upgrade Workshop 22

Summary upgrade based on current pixel system is a natural path: use MCC to serialize 8 modules for SCT operating at ~ 8 faster (320 Mb/s per link) ease of construction with opto-link mounted off modules common solution for pixel and strip silicon-on-sapphire provides an alternative which integrates chips and optical devices together operating at 3-10 Gb/s several groups already started on R&D modular of 6 and 7 is wasteful in space and bandwidth let s don t it again! K.K. Gan ATLAS Tracker Upgrade Workshop 23