SRS scalable readout system Status and Outlook.

Similar documents
Data Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari

Update on PRad GEMs, Readout Electronics & DAQ

Development and test of a versatile DAQ system based on the ATCA standard

HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:

TPC FRONT END ELECTRONICS Progress Report

NEMbox / NIMbox Programmable NIM Module

The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA

PETsys SiPM Readout System

APV-25 based readout electronics for the SBS front GEM Tracker

Kondo GNANVO Florida Institute of Technology, Melbourne FL

Readout Systems. Liquid Argon TPC Analog multiplexed ASICs SiPM arrays. CAEN 2016 / 2017 Product Catalog

Heavy Photon Search Data Acquisition

SMT166-FMC User Guide

SPECS : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB.

RPC Trigger Overview

SoLID GEM Detectors in US

ORION USB3 Evaluation Kit

SRS Slow Control Manual

Read-out of High Speed S-LINK Data Via a Buffered PCI Card

Electronics on the detector Mechanical constraints: Fixing the module on the PM base.

BES-III off-detector readout electronics for the GEM detector: an update

CMX18 FEATURES A 18-SLOT 3U PXI EXPRESS CHASSIS

Level-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout

Prototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page

DEVBOARD3 DATASHEET. 10Mbits Ethernet & SD card Development Board PIC18F67J60 MICROCHIP

TOF Electronics. J. Schambach University of Texas Review, BNL, 2 Aug 2007

A variety of ECONseries modules provide economical yet flexible solutions. Waveform Generation

Schematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.

CompuScope Ultra-fast waveform digitizer card for PCI bus. APPLICATIONS. We offer the widest range of

PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012

ALIBAVA: A portable readout system for silicon microstrip sensors

MDC Optical Endpoint. Outline Motivation / Aim. Task. Solution. No Summary Discussion. Hardware Details, Sharing Experiences and no Politics!

Control & Interface Electronics. CCD Sensor

Technical Specification of LHC instrumentation VME crates Back plane, power supplies and transition modules

Status of Trigger Server electronics

Velo readout board RB3. Common L1 board (ROB)

CONV-TTL-BLO Production Test Suite

Quad Module Hybrid Development for the ATLAS Pixel Layer Upgrade

MRF Timing System Status Update. Timing Workshop ICALEPCS Jukka Pietarinen Micro-Research Finland Oy

The White Rabbit Project

The GTPC Package: Tracking and Analysis Software for GEM TPCs

Project Specification. Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) Version: November 2005

RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters

ATLAS TileCal Demonstrator Main Board Design Review

Study of 1.5m data paths along CALICE slabs

syn1588 PCIe NIC Data Sheet Oregano Systems Design & Consulting GesmbH PCI Express Ethernet Network Interface Card Revision 2.1

BLM and BWS installation examples

RS485 3 click. How does it work? PID: MIKROE-2821

Chapter 8: Input and Output. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V.

Deterministic high-speed serial bus controller

2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System

DAQ & Control with PXI. Murali Ravindran Senior Product Manager

CompuScope 3200 product introduction

A comprehensive test system under your control tired of closed vendor tools? Embrace the future in automation

256 channel readout board for 10x10 GEM detector. User s manual

SoLID GEM Detectors in US

MSU/NSCL May CoBo Module. Specifications Version 1.0. Nathan USHER

DCUF User Guide. G. Magazzu * A. Marchioro and P. Moreira CERN - EP/MIC, Geneva Switzerland. November 14, 2003 V.3.0 1

Pmod modules are powered by the host via the interface s power and ground pins.

Modtronix Engineering Modular Electronic Solutions SBC28DC. Single board computer for 28 pin DIP PICs

Update on the. development in the UK. Valeria Bartsch, on behalf of CALICE-UK Collaboration

48-Bit Isolated Digital I/O

System overview Production status. MPD firmware upgrade. Front Tracker boards SID equipment Back Tracker (UVa) FIR blocks Optical interface

Prisma II Platform. Optoelectronics

SPT00M SFP+ Copper Transceiver Copper / 30m / 10GBase-T

XPSMF40. Main. Safety module name. Monitoring safety detection discrete input Monitoring safety dialogue discrete output

4-Line BUS-Port ESD-Protection - Flow Through Design VBUS054CD-FHI VBUS054CD-FHI-GS

TORCH: A large-area detector for precision time-of-flight measurements at LHCb

EMU FED. --- Crate and Electronics. ESR, CERN, November B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling. The Ohio State University

Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen

XE 900: Fastest EPIC board now available with Windows XPe

ADC ACQUISITION MODE...

The ALICE TPC Readout Control Unit

FELI. : the detector readout upgrade of the ATLAS experiment. Soo Ryu. Argonne National Laboratory, (on behalf of the FELIX group)

Micro-Research Finland Oy Välitalontie 83 C, FI Helsinki, Finland. Four-Channel Timer 4CHTIM Technical Reference Contents

2016 ELECTRONIC HIGHLIGHTS

Datasheet ADVAPIX TPX3. Version Datasheet. Model No.: APXMD3-Xxx170704

MiniDAQ1 A COMPACT DATA ACQUISITION SYSTEM FOR GBT READOUT OVER 10G ETHERNET 22/05/2017 TIPP PAOLO DURANTE - MINIDAQ1 1

M2i.31xx - 8 channel 12 bit A/D up to 25 MS/s

USER GUIDE AND SPECIFICATIONS

Whitepaper. What s new at COM Express Revision 2.0. What changes with Revision 2.0? Compact Form Factor

Colour Change Driver All RGB luminaires are supplied complete with RJ45 plug for simple connection into a colour change driver.

Technical Information Manual

W&T Manual Interface modules W&T

SMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited

ILI2303. ILI2303 Capacitive Touch Sensor Controller. Specification

Digital Discovery Reference Manual

The System of Readout Boards for ALICE TRD

VARAN Client Board VEB 011/012 Versatile Automation Random Access Network

The 3-phase, 5-wire model name is PF LNM. The 3-phase, 4-wire model name is PF LNN.

Computer buses and interfaces

The Front-End Driver Card for the CMS Silicon Strip Tracker Readout.

PICMG Backplane. Passive Backplane: Backplane that only support up to four PCI master PICMG GENERAL DESCRIPTION PICMG 1.

PICMG Backplane. 13-slot (4xPCI) PICMG Backplane - Fit for 14-slot chassis - Special design for full-length PCI cards

30/05/96 V465 User's Manual CHIMERA VERSION TABLE OF CONTENTS

Copper SFP Transceiver

White Paper. About MicroTCA.4: An High-Performance Architecture with I/O and Signal Conditioning Provisions

mark150s mark150/485s DDC controllers Summary

GLC-T (1000BASE-T SFP) Datasheet

AMchip architecture & design

Transcription:

SRS scalable readout system Status and Outlook Hans.Muller@cern.ch

SRS corner stones Complete RO system from detector to Online software Conceived independent of detector type scalable, very small to very large system with same HW and SW no buses, low cost, highly immune to single point failures cheap power from ATX standard data and trigger path within same HW architecture open system for both HW and SW Crate implementation 19" Eurochassis standard IEC 60297-3-101 2012 SRS production and distribution via CERN store Different detector types 3

APV -25 hybrid carrier for Gas detectors MMCX Ground clips APV25, 128 channel ASIC, wire bonded APV 25 2 row bonding pads PLL25 ASIC ESD diodes: 25 A, 1 ns important: very low impedance to GND 1 mohm via MMCX Ground cips low noise LDO RD51 standard connector 4 HDMI micro connector 1st SRS implementation of detector frontend (128 ch) 6 layer, micro-via technology 50 um min. gap combined yield of PCB & wire-bonding ~ 90% fully commercial production <100 Eu including tobglobbing powered via HDMI cable (180 ma per hybrid) master-slave design for 256 ch over single HDMI cable

Hybrid technology by ELTOS Cross section through layers 80 um gap 150 um trace Micro Via Bonding pads Multi layer microvia- ENIG coating W / S Required Build-up A 60/45µ Cu 12µ + 12 plating 50 1*106 2 60/45µ Cu 12µ + 12 plating 50 1*106 3 60/45µ Cu 12µ 12 800µ 800 4 Cu 12µ 12 50 1*106 5 Cu 12µ + 12 plating 50 1*106 P 90/100µ Cu 12µ + plating F 1,0 mm in al T 12 Final design of V4 hybrid on EDMS: https://edms.cern.ch/nav/p:eda-02075:v0/i:eda-02075-v4-0:v0/tab4 5

SRS Hybrid Production fully commercial Hybrid S.A production 6 Proto Versions 1&2 produced at CERN, PCB & wire bonding, several iterations very few replies to international call for high-tech PCB Hybrid V3: 100% produced by industry : ELTOS (IT) and HYBRID S.A. (CH) Material & chips for 320 hybrids, 280 working ones received ~ 90 % production yield Hybrid V4: production (500 )started in Nov 2011 by CERN store

Detector Geometry Detector bottom side Master-Slave cable Micro HDMI -D connector 7

Minimal table-top SRS electronics Entry system for 128 channels upgradable to 2048 ch 1 FEC / ADC combo directly read out via Ethernet to Laptop up to 8 HDMI links / card one HDMI link for one or two detector hybrids Hybrid powered via HDMI cable 8

FEC and ADC Combo standard for APV or Beetle frontend FEC card : PCI-e connectors V5 FPGA PCIe I/O to adapter cards DDR2 buffer SFP output NIM and LVDS pulse I/O 32 Combos produced 2010/11 all in use in different fields DTC link (SRU) Photo of FEC/ADC combo with 8 connected HDMI links to 16 hybrids ADC card: 8 HDMI -A connectors can power/readout 16 APV hybrids 16 ADC channels 40 MHz 9

SRS Minicrate, a Portable (5kg) table top: powered 3U-Crate for up 4096 channels 10 7 produced and distributed in 2011 1 or 2 powered FEC / ADC combos readout via Ethernet to Laptop up to 32 hybrids ( 4096 channels)

X-Ray view of Minicrate FEC / ADC card combo Chiplink (HDMI -A connectors) ATX power supply 500W 2x RJ45, DTC and STF link NIM trigger interface 3U x 220 Minicrate SFP plug ( Ethernet ) 9-way power connector Adapter electronics card for SRS 11

Service door Minicrate ATX supply FEC card Service door ADC card ATX adapter card 12 PSU (-5V)

SRS tabletop readout system* Online HW can be PC or Laptop 1 GBit network card with 9kB Jumno packet support needed Online Software options - DATE ( Linux SCL5) +Root/Amore - MMDAQ ( Linux SCL5) + Root - Labview ( Windows 7) - more coming Slow controls ( via ethernet): - SDC scalable detector controls * Entry cost without PC - O(4 keu) for 512 ch system 13

Eurocrate 6U x 220 4 x Combo 4 x Combo C T F POWER Slot No. 1 Slot No.9 14

SRS power requirement 15

Single-Power Eurocrate FEC /ADC card Combo perforated top grid 431x156 x1 SCEM 44.01.28.006.8 Default ATX supply 550W Thermaltake TR2 RX blind plate 146x85x1 SCEM 44.01.30.010.9 (2nd PS not mounted) Power bus for up to 4 FEC's 9 wires 2.5 mm2 SCEM 04.08.61.168.3 16 Slot Nr. 1 On half power Crates, FEC can be in slots Nr. 5, 6, 7, 8 CTF in slot Nr. 9

Full power SRS Eurocrate, 6U x 220 ~ 0.23 m ~ 0.13 m Slot 1... Slot 4 put additioal 4 FEC combos Slot 5... Slot 8 put 1st four FEC combos Slot 9 CTF card Slots 10... 14 used by Power Supplies 17

Power department Eurocrate one or two ATX supplies & adapters Frontpanel 6U x 30 TE ARS-ATX adapter electronics 18

SRS - ATX adapter electronics Indicator LED's Cooler for 1.8 and 4.2 V generation Mini fuses 15 A, 2A PCB layout V2 by Volkan.Gezer PSU for -5V (not provided by ATX ) EMI filters on all SRS voltages 19

Eurocrate half power version = max 4 FEC/ADC combos, 64 hybrids SRS power cable bus Photo SRS half power Eurocrate 20 Power cable bus for 4 Combos

21 Clock-Trigger-Fanout ( CTF )*: synchronize clock and triggers for up to 8 FECs CTF links: subset of DTC links (no SRU) 8x CAT5 cables to FEC same pinout as DTC link to SRU Features: 8 x RJ45 CFT-links to 8 FECs Clock Selector switch: internal 40 MHz / external External clock input LVDS Trigger input NIM and TTL Trigger selection switch Manual, 10 Hz, External 8 x NIM Trigger output * CTF Design: Givi.Sekhniaidze@na.infn.it Power ( cable from ATX )

22 CTF -links for synchronous clock and trigger

Crate options Full power - Half power PS No 1 Full power 8 FEC + 1 CTF 128 hybrids PS No 2 Power bus No 1 Power bus No. 2 Half power 4 FEC and 1 CTF 64 hybrids 23

24 Scalable Readout Architecture 1 ethernet cable Smallest Unit: 128-2048 ch 1-2 ethernet cables Mini-Crate: 128-4096 ch 1 network switch Eurocrate: 2048-16384 ch 1 SRU >1 Eurocrate 16k - 82 k ch n x SRU n Racks a 5 Eurocrates 82k - n x 82 kch

25 Scalable readout Unit (SRU) DTC links to FEC cards LVDS trigger interface TTCrx NIM pulse interface 4 x SFP+ ports

SRU - based readout SRU readout of ALICE EMCal ( non -SRS frontend) up to 81920 channels SRU firmware for ALTRO chip readout via DTC links and output to DATE via 2 Gbit/s DDL link by Fan Zhang 40 FECs 40 x DTC link SRU V2 FPGA DDR2 2 Gbyte TTC link 10 Gbit 2 Gbit 2 Gbit Online Data Online data Online data Ethernet DDL HLT data SLINK DDL SLINK SRU V1 DTC links ( CAT6 ) 2 x DDL link 26 1 Gbit Ethernet Slow controls

27 Rack-based SRU readout cluster 1 RACK = 5 Eurocrates + 1 SRU 40 DTC links = 40 FECs = 81 920 APV channels

A-B card dimensions 28

3U-subsystem adapter / subrack option SRS A-card photo subrack for A-B cards SRS FEC card Subrack First SRS A-card: timepix adapter by Michael.Lupberger 29 SRS B-card

SRS Documentation In preparation... http://dl.dropbox.com/u/31352454/volkan-date-v1.1.pdf http://dl.dropbox.com/u/31352454/volkan-hw-v1.1.pdf to be announced 30

conclusions and outlook in 2010/11 a dozend small and medium sized SRS systems have been deployed Minicrates (table top) and Eurocrates ( rack -based) Power, Filter and connectivity issues for SRS crates have been consolidated SRS is continuing its way into large systems 3 flavours of online software for SRS, more expected First SRUs for large systems ( > 16k ch) in use by developers, more imminent feedback from SRS users is helping to eliminate SRS infancy problems 1st user manuals and publications Openness was very much liked und encouarged many SRS developers to contribute more C-cards have been designed upgrade of FEC to V6 version with more FPGA resources under way first proto A-card for timepix readout CFT will eliminate synchronization issues and provide basic test environment zero suppression firmware to increase of trigger rates under test new SRS hybrid frontends under design ( Beetle, VFAT ) 500 new APV hybrids with HDMI-D (micro) connector on order radhard export issue so far the only scale breaking limit CERN agreement for SRS -as-is production by PRISMA Electronics 2012 SRS distribution via CERN store thanks to all SRS supporters and developers! thanks to all patient users and their very valuable feedback! 31