Heavy Photon Search Data Acquisition
|
|
- Mervyn Kevin McDonald
- 5 years ago
- Views:
Transcription
1 Heavy Photon Search Data Acquisition Presented by Ryan Herbst PPA Engineering 5/25/2011 1
2 Overview Data Output & Control 1GigE Read Out Board Ethernet Switch Processor Blade Trigger Board ATCA Crate RTM RTM Differential Analog Clock & Control Clock & Trigger Chamber With Hybrids 2.5V 1.25V Bias Power Supplies DAQ contained in ATCA chassis Common digital read out board 4 daughter boards each controlling 3 hybrids Amplifier and ADC contained on RTM board Off-the-shelf ATCA processor blade supporting Linux OS Off-the-shelf ATCA switch card Trigger board for future integration Same hardware as read out board with different RTM PPA Engineering 5/25/2011 2
3 Hybrid CLKP/M Buff/Dist OUT0P/M TRGP/M Buff/Dist OUT1P/M OUT2P/M SCLK SDA RST_L OUT4P/M OUT5P/M 2.5V Bias 1.25V Incoming clock & trigger buffered, 2 loads per output (2.5V supply) Each has a unique I2C address Each hybrid has its own I2C bus analog outputs buffered with gain = 1 differential amplifier Gain is adjustable if required Power inputs distributed to all parts 2.5V = 690mA nominal / 1455mA worst case 1.25V = 325mA nominal / 825mA worst case Bias routed directly to wire bond pads with local bypassing Internal current reference used PPA Engineering 5/25/2011 3
4 Hybrid Power R=0 R=0 C LVDS s 2.5V 1.25V VDD GND C C CHV GND VSS Bias In CHV R CHV R CHV CHV BIAS Pads Bias GND R CHV capacitors are 2KV (Capacitor High Voltage) LVDS buffers isolated from planes/traces Conductive supports tied through impedance to GND Output differential signals centered around 1.25V ATCA chassis ground should be at same (or reasonably close) to GND on hybrid Need to generate overall grounding diagram. PPA Engineering 5/25/ R Conductive Support
5 RTM / COB Overview Analog Data From 3 Hybrids (15 Channels) 5 x s 5 x ADC 5 x s 5 x ADC 5 x s 5 x ADC ADC Data to (COB) ADC Control From (COB) Each Hybrid Gets Its Own Clock, Trigger & I2C Signals Clock s Trigger s I2C Fan Out Clock From (COB) Trigger From (COB) I2C & Select From (COB) 1 RTM per main board (COB Carrier On Board) COB supports 4 cards Each COB connects To ¼ of an RTM ¼ of an RTM supports 3 Hybrids (15 s) Total of 12 Hybrids (60 s) per RTM/COB combination Independent clock & I2C per ¼ RTM 2 8-Channel ADC devices per ¼ RTM, 8 ADCs in total I2C section uses transistor drivers & select lines, avoiding standard I2C buffers PPA Engineering 5/25/2011 5
6 RTM Analog Data Differential Differential Amplifier / Gain = Differential 14-bit ADC (1 of 8 Channels) LVDS DDR Digital Data LVDS 280Mhz Data Clock LVDS Data Alignment LVDS 40Mhz Sample Clock Input differential amplifier with Gain = (replicated from ARC) Input signal +/- 400mV * = +/- 574mV ADC range Is +/- 1V, room for increased gain Add gain In Hybrid buffer? Input analog signal differentially terminated to 1.25V Hybrid driver should have similar ground reference Option to terminate with floating parallel resistor Signal still needs to be close to 1.25V ADC continuously 40Mhz chooses which samples are valid based upon trigger signal 14-bit differential ADC Separate clock from Hybrid distribution Allows for sample phase adjustment PPA Engineering 5/25/2011 6
7 COB Overview RTM Board 0 (DPM) Board 1 (DPM) Board 2 (DPM) Board 3 (DPM) Fulcrum Ethernet Switch Switch Control & Timing Dist. Board (DTM) Ethernet IPMB Power & Reset Clock & Trigger ATCA Back Plane Clock & Trigger COB (Carrier On Board) Developed at SLAC as standard DAQ platform Supports 4 mezzanine cards (DPM) Interconnected by Fulcrum Ethernet switch Each has connection to ¼ RTM Switch/Timing control board (DTM) Simple clock fanout and EEPROM config of switch for our experiment Supports more intelligent switch control & external IO for some applications Fans out backplane timing & trigger signals to boards PPA Engineering 5/25/2011 7
8 Data Processing (DPM) RTM ADC Control 15 Channels Data Reduction s UDP Core 10G MAC/XAUI COB Switch Timing Control Register Read/Write Clock / Trig Incoming data stream Trigger rate = 50Khz Raw data rate = 15 s * 128 Channels * 16-bits * 6 samples * 50Khz = 9.2Gbps Assuming data rate of < 1Gbps after applying thresholds Simple approach is to check if any of 6 samples are above threshold Each talks directly to ATCA Linux blade over UDP Register read/write protocol Bulk data transfer Trigger & clock distributed from back plane Optional buffering using DDR3 SDRAM module Not needed but could be used to locally store some raw data to tune trigger PPA Engineering 5/25/2011 8
9 Trigger Interface Board System Clock Trigger Data Sync Trigger RTM s Timing Timing Message To Linux Blade Clock, Trigger & Sync To ATCA Backplane Standard ATCA clock & trigger distribution Uses multi-drop LVDS backplane for clock & trigger Re-use of data processing board & Trigger board has only one daughter board (DPM) loaded Trigger specific RTM May be able to use front panel of DTM for timing signals on one of the readout boards CTM is designed to support front panel IO Eliminates extra ATCA blade Any readout board can become timing master PPA Engineering 5/25/2011 9
10 ATCA Processor Blade COB Board 0 COB Board 1 ATCA Ethernet Switch UDP Stack Event Builder To System Event Builder / Storage COB Board N Control & Monitoring Software To / From Run Control Trigger Board Control & monitoring software Manages & configures Hybrids & s Collects and reports system/run status Event builder Combines data from all s into a single event frame Additional data reduction if necessary PPA Engineering 5/25/
11 Development Board Analog Data From Hybrid 5 x s 5 x ADC Clock s Trigger s I2C Fan Out Control Fiber Optic Link PGP or Ethernet Single board to support 1 Hybrid 5 channels of input differential amplifier/buffer 5 ADC channels (1 8-channel ADC chip) Small for data collection Fiber interface using SLAC standard DAQ protocol (PGP) Existing generic software and control GUI for easy development UDP can also be used PPA Engineering 5/25/
High Bandwidth Electronics
DOE BES Neutron & Photon Detectors Workshop, August 1-3, 2012 Ryan Herbst System Overview What are the standard components in a detector system? Detector/Amplifier & ADC Digital front end - Configure and
More informationOverview of SVT DAQ Upgrades. Per Hansson Ryan Herbst Benjamin Reese
Overview of SVT DAQ Upgrades Per Hansson Ryan Herbst Benjamin Reese 1 SVT DAQ Requirements and Constraints Basic requirements for the SVT DAQ Continuous readout of 23 040 channels Low noise (S/N>20 to
More informationGLAST. Prototype Tracker Tower Construction Status
Prototype Tracker Tower Construction Status June 22, 1999 R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz 1 1 11 2 3 5 4 Prototype Tracker Tower Configuration
More informationSmartFan Fusion-4. Speed Control and Alarm for DC Fans CONTROL RESOURCES INCORPORATED. The driving force of motor control & electronics cooling.
SmartFan Fusion-4 Speed Control and Alarm for DC Fans The driving force of motor control & electronics cooling. P/N FUS300-F DC Controls SmartFan Fusion-4 is a digital fan speed control and alarm that
More information1. Features and Benefits
1. Features and Benefits Single die, low cost 16x4 pixels IR array Factory calibrated absolute PTAT temperature sensor for measuring die temperature Separate channel for connecting additional IR sensor
More informationBES-III off-detector readout electronics for the GEM detector: an update
BES-III off-detector readout electronics for the GEM detector: an update The CGEM off-detector collaboration ( INFN/Univ. FE, INFN LNF, Univ. Uppsala ) 1 Outline Reminder Update on development status Off-detector
More informationRT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end
More informationZL40218 Precision 1:8 LVDS Fanout Buffer
Precision 1:8 LVDS Fanout Buffer Data Sheet Features Inputs/Outputs Accepts differential or single-ended input LVPECL, LVDS, CML, HCSL, LVCMOS Eight precision LVDS outputs Operating frequency up to 750
More informationThe ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA
Carmen González Gutierrez (CERN PH/ED) The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 17 September 2004, BOSTON, USA Outline: 9 System overview 9 Readout
More informationReadout Systems. Liquid Argon TPC Analog multiplexed ASICs SiPM arrays. CAEN 2016 / 2017 Product Catalog
Readout Systems Liquid Argon TPC Analog multiplexed ASICs SiPM arrays CAEN 2016 / 2017 Product Catalog 192 Readout Systems SY2791 Liquid Argon TPC Readout System The SY2791 is a complete detector readout
More informationSymbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V
1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC
More informationGRAVITECH GROUP
GRAVITECH.US uresearch GRAVITECH GROUP Description The I2C-ADC board is a 14-pin CMOS device that provides 8-CH, 12-bit of Analog to Digital Converter (ADC) using I 2 C bus. There are no external components
More informationZL40223 Precision 2:8 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet
Features Inputs/Outputs Accepts two differential or single-ended inputs LVPECL, LVDS, CML, HCSL, LVCMOS Glitch-free switching of references On-chip input termination and biasing for AC coupled inputs Eight
More informationFeatures. Applications
6GHz, 1:4 CML Fanout Buffer/Translator with Internal I/O Termination General Description The is a 2.5V/3.3V precision, high-speed, fully differential 1:4 CML fanout buffer. Optimized to provide four identical
More informationTeledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics
Teledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics The SIDECAR ASIC is designed to manage all aspects of imaging array operation and output digitization. SIDECAR ASIC Hardware:
More informationMTCA.4 TUTORIAL BASICS INTRODUCTION IN XTCA
MTCA.4 TUTORIAL BASICS INTRODUCTION IN XTCA TWEPP 2016 SEPTEMBER 26, 2016 KIT, KARLSRUHE Rüdiger Cölln Pentair Technical Solutions GmbH ruediger.coelln@pentair.com AGENDA What is xtca? Specifications Overview
More informationOP-SFP Gbps SFP+ Transceiver
10.3Gbps SFP+ Transceiver Product Description The OP-SFP + -300 series multi-mode transceivers are SFP + module for bi-directional serial optical data communications such as10gbase-sr and 10GBASE-SW. It
More informationData Acquisition. Amedeo Perazzo. SLAC, June 9 th 2009 FAC Review. Photon Controls and Data Systems (PCDS) Group. Amedeo Perazzo
Data Acquisition Photon Controls and Data Systems (PCDS) Group SLAC, June 9 th 2009 FAC Review 1 Data System Architecture Detector specific Photon Control Data Systems (PCDS) L1: Acquisition Beam Line
More informationNew! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
More informationUpdate on PRad GEMs, Readout Electronics & DAQ
Update on PRad GEMs, Readout Electronics & DAQ Kondo Gnanvo University of Virginia, Charlottesville, VA Outline PRad GEMs update Upgrade of SRS electronics Integration into JLab DAQ system Cosmic tests
More informationElectronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
More informationProgrammable CMOS LVDS Transmitter/Receiver
SPECIFICATION 1. FEATURES Technology TSMC 0.13um CMOS 3.3 V analog power supply 1.2 V digital power supply 1.2V CMOS input and output logic signals 8-step (3-bit) adjustable transmitter output current
More informationGLAST Silicon Microstrip Tracker Status
R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz Mechanical Design Detector Procurement Work list for the Prototype Tracker Construction. ASIC Development Hybrids
More informationNew! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
More informationMayhew Labs. Extended ADC Shield User Manual
Table of Contents: Introduction 1 Hardware Description 1 Pin Descriptions 2 Setting the SPI communication level 2 Setting User Defined pin usage 2 Freeing Up Pin 9 (BUSY) 2 Installing Input Filtering Capacitors
More informationThe WaveDAQ system: Picosecond measurements with channels
Stefan Ritt :: Muon Physics :: Paul Scherrer Institute The WaveDAQ system: Picosecond measurements with 10 000 channels Workshop on pico-second photon sensors, Kansas City, Sept. 2016 0.2-2 ns DRS4 Chip
More informationThe FTK to Level-2 Interface Card (FLIC)
The FTK to Level-2 Interface Card (FLIC) J. Anderson, B. Auerbach, R. Blair, G. Drake, A. Kreps, J. Love, J. Proudfoot, M. Oberling, R. Wang, J. Zhang November 5th, 2015 2015 IEEE Nuclear Science Symposium
More informationOSC Ring Type Ring or Resonator type (optional) RESET Pin No Yes
General Description Features est Series is a series of 3 to 340 seconds single chip high quality voice synthesizer IC which contains one 4-bit Input port (provided for est005 and above); three 4-bit I/O
More informationScintillator-strip Plane Electronics
Scintillator-strip Plane Electronics Mani Tripathi Britt Holbrook (Engineer) Juan Lizarazo (Grad student) Peter Marleau (Grad student) Tiffany Landry (Junior Specialist) Cherie Williams (Undergrad student)
More informationBLM and BWS installation examples
BLM and BWS installation examples Front Back LHC BLM system: 4 crates connected through P2 connector (with the combiner card) for HV control, crate interconnections, beam permit and beam energy distribution.
More informationThe System of Readout Boards for ALICE TRD
PRESENTATION The System of Readout Boards for ALICE TRD Dr. Ivan Rusanov Physics Institute, Uni - Heidelberg ALICE TRD: Charge Sensitive Preamplifier (PASA Measurements - Dr. Ivan Rusanov; PI, Uni-Heidelberg)
More informationEPT-200TMP-TS-U2 TMP102 Temperature Sensor Docking Board Data Sheet
EPT-2TMP-TS-U2 TMP12 Temperature Sensor Docking Board Data Sheet This docking board is based on the TMP12 Temperature Sensor chip from Texas Instruments. It can measure the ambient temperature between
More informationProject Specification. Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) Version: November 2005
Project Specification Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) W. Qian Version: 1.1 21 November 2005 Distribution for all updates: Project Manager: Customer: Group Leader
More informationREV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement
REV CHANGE DESCRIPTION NAME DATE A Release 8-1-16 B Increased +1.2V Capacitor Value & VDD12A Cap Requirement 1-16-17 Any assistance, services, comments, information, or suggestions provided by Microchip
More informationMSU/NSCL May CoBo Module. Specifications Version 1.0. Nathan USHER
MSU/NSCL May 2009 CoBo Module Specifications Version 1.0 Nathan USHER 1. Introduction This document specifies the design of the CoBo module of GET. The primary task of the CoBo is to readout the ASICs
More informationDeterministic high-speed serial bus controller
Deterministic high-speed serial bus controller SC4415 Scout Serial Bus Controller Summary Scout is the highest performing, best value serial controller on the market. Unlike any other serial bus implementations,
More informationALIBAVA: A portable readout system for silicon microstrip sensors
ALIBAVA: A portable readout system for silicon microstrip sensors Marco-Hernández, R. a, Bernabeu, J. a, Casse, G. b, García, C. a, Greenall, A. b, Lacasta, C. a, Lozano, M. c, Martí i García, S. a, Martinez,
More informationLGR-5325 Specifications
s Revision 1.0, April, 2010 Copyright 2010, Measurement Computing Corporation s All specifications are subject to change without notice. Typical for 25 C unless otherwise specified. s in italic text are
More informationPicosecond Time-of-Flight System Clock Distribution Subsystem
University of Chicago Argonne National Lab Picosecond Time-of-Flight System Clock Distribution Subsystem -- PRELIMINARY -- August 15 th, 2007 Version 0.3 John T. Anderson 1, Karen Byrum 1, Gary Drake 1,
More informationData Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari
Data Acquisition in Particle Physics Experiments Ing. Giuseppe De Robertis INFN Sez. Di Bari Outline DAQ systems Theory of operation Case of a large experiment (CMS) Example of readout GEM detectors for
More informationCW2013. Low-Cost 1s Fuel Gauge IC with Low-SOC Alert. General Description. Features. Applications. Order Information
CW2013 Low-Cost 1s Fuel Gauge IC with Low-SOC Alert Features System Side used Fuel Gauging 3% Maximum Total SOC Measurement Error 14 bit Delta Sigma ADC for Temperature and Cell Voltage Measurement Precision
More informationLGR-5327 Specifications
s Revision 1.0, April, 2010 Copyright 2010, Measurement Computing Corporation All specifications are subject to change without notice. Typical for 25 C unless otherwise specified. s in italic text are
More informationSPECS : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB.
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, WE1.5-4O (2005) : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB. D.Breton, 1 D.Charlet,
More information16-Channel 16-Bit PMC Analog I/O Board
16-Channel 16-Bit PMC Analog I/O Board With 8 Input Channels, 8 Output Channels, and Autocalibration Eight 16-Bit Analog Output Channels with 16-Bit D/A Converter per Channel Eight 16-Bit Analog Input
More informationFPGA based Sampling ADC for Crystal Barrel
FPGA based Sampling ADC for Crystal Barrel Johannes Müllers for the CBELSA/TAPS collaboration Rheinische Friedrich-Wilhelms-Universität Bonn CBELSA/TAPS Experiment (Bonn) Investigation of the baryon excitation
More informationHigh-speed 2-channel IN / 2-channel OUT data I/O system
micro-line ADA2-212 High-speed 2-channel IN / 2-channel OUT data I/O system Technical data sheet Key Features Hardware: 2 differential input channels, each 250ksps 2 differential output channels, each
More informationInterface Description for the GLAST Tracker Front-End Readout Chip, GTFE64
SCIPP 98/25 September, 1998 Interface Description for the GLAST Tracker Front-End Readout Chip, GTFE64 R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz Version
More informationRPC Trigger Overview
RPC Trigger Overview presented by Maciek Kudla, Warsaw University RPC Trigger ESR Warsaw, July 8th, 2003 RPC Trigger Task The task of RPC Muon Trigger electronics is to deliver 4 highest momentum muons
More informationPrototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page
Prototyping NGC First Light PICNIC Array Image of ESO Messenger Front Page Introduction and Key Points Constructed is a modular system with : A Back-End as 64 Bit PCI Master/Slave Interface A basic Front-end
More informationArria V GX Video Development System
Arria V GX Video Development System Like Sign Up to see what your friends like. The Arria V GX FPGA Video Development System is an ideal video processing platform for high-performance, cost-effective video
More informationProduction Testing of ATLAS MDT Front-End Electronics.
Production Testing of ATLAS MDT Front-End Electronics. E. Hazen, C. Posch, Boston University, Boston MA L. Kirsch, Brandeis University, Waltham MA G. Brandenburg, M. Nudell, J. Oliver, Harvard University,
More information89HPES24T3G2 Hardware Design Guide
89H Hardware Design Guide Notes Introduction This document provides system design guidelines for IDT 89H PCI Express (PCIe ) 2. base specification compliant switch device. The letters "G2" within the device
More informationPI6LC48L0201A 2-Output LVDS Networking Clock Generator
Features ÎÎTwo differential LVDS output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz
More informationFeatures. Applications
Ultra-Precision 1:8 CML Fanout Buffer with Internal I/O Termination General Description The is a 2.5V/3.3V precision, high-speed, fully differential CML 1:8 fanout buffer. The is optimized to provide eight
More informationSRS scalable readout system Status and Outlook.
SRS scalable readout system Status and Outlook Hans.Muller@cern.ch SRS corner stones Complete RO system from detector to Online software Conceived independent of detector type scalable, very small to very
More informationArduino Uno R3 INTRODUCTION
Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running
More informationCoaXPress HSMC Board Detailed Design Rev.A
CoaXPress HSMC Board Detailed Design Rev.A Author: Lennard Streat, Computer Engineering, RIT Multi-Disciplinary Senior Design I RIT Ruggedized Camera Encoder (P14571) 1 P a g e rit-d3-camera-module@googlegroups.com
More informationDEV-1 HamStack Development Board
Sierra Radio Systems DEV-1 HamStack Development Board Reference Manual Version 1.0 Contents Introduction Hardware Compiler overview Program structure Code examples Sample projects For more information,
More informationCPCI-16AIO Channel 16-Bit Analog I/O CPCI Board With 8 Input Channels, 8 Output Channels, and Auto calibration
CPCI-16AIO-88 16-Channel 16-Bit Analog I/O CPCI Board With 8 Input Channels, 8 Output Channels, and Auto calibration Features Include: 8 Analog Output Channels with a 16-Bit D/A Converter per Channel 16-Bit
More informationAdvanced NI-DAQmx Programming Techniques with LabVIEW
Advanced NI-DAQmx Programming Techniques with LabVIEW Agenda Understanding Your Hardware Data Acquisition Systems Data Acquisition Device Subsystems Advanced Programming with NI-DAQmx Understanding Your
More informationDT9828. USB Powered Thermocouple Measurement Module. Key Features: Analog Input Channels
DT9828 USB Powered Thermocouple Measurement Module Key Features: 8 differential analog inputs for thermocouple or voltage measurements Support for B, E, J, K, N, R, S, and T thermocouple types One cold
More informationDevelopment of an ATCA IPMI controller mezzanine board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade
Development of an ATCA IPMI controller mezzanine board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade N. Letendre To cite this version: N. Letendre. Development of an ATCA IPMI
More informationDevelopment and test of a versatile DAQ system based on the ATCA standard
Development and test of a versatile DAQ system based on the ATCA standard M.Bianco, a P.J.Loesel, b S.Martoiu, c, ad and A.Zibell e a CERN PH Department, Geneve, Switzerland b Ludwig-Maximilians-Univ.
More informationIEEE Proof Web Version
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 56, NO. 3, JUNE 2009 1 A Portable Readout System for Microstrip Silicon Sensors (ALIBAVA) Ricardo Marco-Hernández and ALIBAVA COLLABORATION Abstract A readout
More informationALIBAVA: A portable readout system for silicon microstrip sensors
ALIBAVA: A portable readout system for silicon microstrip sensors Marco-Hernández, R. a, Bernabeu, J. a, Casse, G. b, García, C. a, Greenall, A. b, Lacasta, C. a, Lozano, M. c, Martí i García, S. a, Martinez,
More informationAPV-25 based readout electronics for the SBS front GEM Tracker
APV-25 based readout electronics for the SBS front GEM Tracker Authors: Evaristo Cisbani, Paolo Musico Date: 26/June/2014 Version: 1.0 APV-25 based readout electronics for the SBS front GEM Tracker...
More informationCBC performance with switched capacitor DC-DC converter. Mark Raymond, Tracker Upgrade Power Working Group, February 2012.
CBC performance with switched capacitor DC-DC converter Mark Raymond, Tracker Upgrade Power Working Group, February 212. 1 CBC power features 2 powering features included on CBC prototype pads for test
More informationAC108 Datasheet. 4 Channel High Performance Voice Capture ADCs with I2C/I2S. Revision 1.1. July, 30, 2017
Datasheet 4 Channel High Performance Voice Capture ADCs with I2C/I2S Revision 1.1 July, 30, 2017 Copyright 2017 X-Powers Limited.All Rights Reserved REVISION HISTORY Revision Data Author Description V0.1
More informationNevis ADC Design. Jaroslav Bán. Columbia University. June 4, LAr ADC Review. LAr ADC Review. Jaroslav Bán
Nevis ADC Design Columbia University June 4, 2014 Outline The goals of the project Introductory remarks The road toward the design Components developed in Nevis09, Nevis10 and Nevis12 Nevis13 chip Architecture
More information256 channel readout board for 10x10 GEM detector. User s manual
256 channel readout board for 10x10 GEM detector User s manual This user's guide describes principles of operation, construction and use of 256 channel readout board for 10x10 cm GEM detectors. This manual
More informationEvaluation Board for Transducer ADC EVAL-AD7730EB
a FEATURES Operates from a Single +5V Supply On-Board Reference and Digital Buffers Various Linking Options Direct Hook-Up to Printer Port of PC PC Software for Control and Data Analysis INTRODUCTION This
More informationSpecifications USB-1408FS
Document Revision 1.1, May, 2006 Copyright 2006, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design. Analog input Table
More informationFrontend Control Electronics for the LHCb upgrade Hardware realization and test
First Prototype of the muon Frontend Control Electronics for the LHCb upgrade Hardware realization and test V. Bocci, G. Chiodi, P. Fresch et al. International Conference on Technology and Instrumentation
More informationD115 The Fast Optimal Servo Amplifier For Brush, Brushless, Voice Coil Servo Motors
D115 The Fast Optimal Servo Amplifier For Brush, Brushless, Voice Coil Servo Motors Ron Boe 5/15/2014 This user guide details the servo drives capabilities and physical interfaces. Users will be able to
More informationAN055. Replacing KX023, KX123, KX124 with KXG07. Introduction
Replacing KX023, KX123, KX124 with KXG07 Introduction The purpose of this application note is to illustrate how the Kionix KXG07 accelerometergyroscope can replace an existing Kionix KX023, KX123, or KX124
More informationPSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth
More informationVertex Detector Electronics: ODE to ECS Interface
Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline
More informationSCA620-EF1V1B SINGLE AXIS ACCELEROMETER WITH ANALOG INTERFACE
Datasheet SCA620-EF1V1B SINGLE AXIS ACCELEROMETER WITH ANALOG INTERFACE The SCA620 accelerometer consists of a silicon bulk micro machined sensing element chip and a signal conditioning ASIC. The chips
More informationFeatures: Compliance: Applications: Warranty: XFP-10GZR-OC192LR-GT Multirate XFP 10GBASE-ZR & OC-192/STM-64 LR2 Cisco Compatible
The GigaTech Products is programmed to be fully compatible and functional with all intended CISCO switching devices. This XFP optical transceiver is designed for IEEE 802.3ae 10GBASE-ZR, 10GBASE-ZW, 10GFC
More informationHPS DAQ Operations Manual v2.4.2
HPS DAQ Operations Manual v2.4.2 Per Hansson Adrian, Omar Moreno, Sergey Boiarinov, Nathan Baltzell, Sho Uemura February 29, 2016 Contents 1 System Description 1 2 DAQ Control 3 2.1 Starting the DAQ from
More informationDetector Data Acquisition Hardware Designs and Features of NGC (New General Detector Controller)
Detector Data Acquisition Hardware Designs and Features of NGC (New General Detector Controller) Manfred Meyer, Gert Finger European Organisation for Astronomical Research in the Southern Hemisphere, Karl-Schwarzschild-Str.
More informationDS WIRE INTERFACE 11 DECOUPLING CAP GND
Rev ; 4/3 Hex Nonvolatile Potentiometer with General Description The contains six 256-position nonvolatile (NV) potentiometers, 64 bytes of NV user EEPROM memory, and four programmable NV I/O pins. The
More informationWith a digital input we can read two states, a high or low. A switch can be open or closed.
Page 1 of 6 PRODUCT INFORMATION B&B ELECTRONICS Data Acquisition Basics Data Acquisition hardware devices provide an interface between electrical signals a computer can read or can output to control things
More informationDSP240-LPI Inverter Controller Card. Technical Brief
DSP240-LPI Inverter Controller Card Technical Brief September 2006 Manual Release 3.0 Card Revision 3.0 Copyright 2001-2006 Creative Power Technologies P.O. Box 714 MULGRAVE Victoria, 3170 Tel: +61-3-9543-8802
More informationMAS6240 Piezo Driver with Multi-Mode Charge Pump
MAS624 Piezo Driver with Multi-Mode Charge Pump Both Single Ended and Differential Output Three-Step Volume Adjusting Up to 8Vpp Output from 3V Supply One Wire Audio & Shutdown Control High Efficiency
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 7-25-15 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationSMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited
Sundance Multiprocessor Technology Limited Form : QCF51 Template Date : 10 November 2010 Unit / Module Description: Quad DAC FMC Unit / Module Number: Document Issue Number: 1.1 Original Issue Date: 11
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 4-24-17 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 4-19-17 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationSchematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.
A: Overview of the Integrated Detector Readout Electronics and DAQ-System N s CASCADE Detector Frontend (X0) (X) (Y0) (Y) optional: CIPix- Board (T) Optical Gigabit Link CDR.0 FPGA based readout board
More informationDM9051NP Layout Guide
NP Version: 1.1 Technical Reference Manual Davicom Semiconductor, Inc Version: NP-LG-V11 1 1. Placement, Signal and Trace Routing Place the 10/100M magnetic as close as possible to the (no more than 20mm)
More information1.25Gbps SFP Transceiver
SFP-GE-S-EO 1.25Gbps SFP Transceiver Features Operating data rate up to 1.25Gbps 850nm VCSEL Laser Transmitter 550m with 50/125 µm MMF, 300m on 62.5/125 µm MMF Single 3. 3V Power supply and TTL Logic Interface
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 6-5-15 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationTOF Electronics. J. Schambach University of Texas Review, BNL, 2 Aug 2007
TOF Electronics J. Schambach University of Texas Review, BNL, 2 Aug 2007 1 Outline Electronics Overview Trigger & DAQ Interfaces Board Status, Tests & Plans 2 Electronics for One Side 3 Tray Level Electronics
More informationOperation Manual for USB Autoscope Lite. Contents. USB Autoscope Lite Operation Manual
Operation Manual for USB Autoscope Lite Please read this manual thoroughly before attempting to operate the device. Contents 1. Purpose...2 2. Technical characteristics of the USB Autoscope Lite...2 2.1
More information2GB DDR3 SDRAM SODIMM with SPD
2GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.A2GC6.AF1 10.6GB/sec 1333Mbps
More informationTFS 2100 Traveling Wave Fault Location System
Traveling Wave Fault Location System The most accurate overhead transmission and distribution line fault locator Accuracy: ±150m typical regardless the line length Unaffected by fault resistance Suitable
More informationTSYS01-FAMILY Digital Temperature Sensors
ADC 1 S 2 PI 3 I 2 C Q 4 FN TSYS01-FAMILY s SPECIFICATIONS High Accuracy Temperature Sensor TSYS01: ±0.1 C @ Temp.: -5 C +50 C TSYS01-1: ±0.1 C @ Temp.: -20 C +70 C 16/24 bit ADC 1 Resolution Low Power
More informationPi-Tek OLED Module PG12864KW Revision: 1.0 May Pi Tek. OLED Module SPECIFICATIONS MODEL NO. : PG12864KW PRODUCT TYPE: STANDARD
Pi Tek OLED Module SPECIFICATIONS MODEL NO. : PG12864KW PRODUCT TYPE: STANDARD This specification may be changed without any notices in order improve performance or quality etc. 1 Content History of versions
More informationTechnical Information Manual
Technical Information Manual Revision n. 3 28 August 2002 MOD. V550 / V550 B MOD. V550 A / V550 AB 2 CHANNEL C-RAMS CAEN will repair or replace any product within the guarantee period if the Guarantor
More information